intel®

UPI-41A User's Manual



9800504-02 Rev.B

quanium electronics

Box 391262

Bramley
2018



UPI 41A™ USER'S MANUAL

**APRIL 1980** 

Q quanium electronics

Box 391262

Bramley
2018

USER'S MANUAL

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel software products are copyrighted by and shall remain the property of Intel Corporation. Use, duplication or disclosure is subject to restrictions stated in Intel's software license, or as defined in ASPR 7-104.9 (a) (9).

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of the Intel Corporation.

The following are trademarks of Intel Corporation and may only be used to describe Intel products:

Intellec Multimodule ICE **iSBC** PROMPT ICS Library Manager Promware MCS **RMX** im UPI Insite Megachassis Intel Micromap μScope Intelevision

and the combinations of ICE, iCS, MCS or RMX and a numerical suffix.

Additional copies of this manual or other Intel literature may be obtained from:


Literature Department Intel Corporation 3065 Bowers Avenue Santa Clara, CA 95051


#### **Table of Contents**

CHAPTER 1		
Introduction		1951: 199 1
CHAPTER 2		
Functional Description		
Basic Features		
Pin Description		
CPU Section	notekung begrifori	
Program Memory		
Data Memory	Pased Subwara Support Park	
Program Counter	<ol> <li>Series II Microcorpular, Devel</li> </ol>	
Program Status Word	PROM Propurerer	
Conditional Branch Logic		
Oscillator and Timing Circuits		
Internal Timer/Event Counter		
Test Inputs		
Interrupts and DMA		
Reset		
Data Bus Buffer		
System Interface		
Input/Output Interface		
I/O Ports		
I/O Port Expansion		
CHAPTER 3		
Instruction Set		
Introduction		
Instruction Set Description		
Instruction Set Summary		
Alphabetic Listing		
CHAPTER 4		
Single-step, Programming and Power-down Modes		
8741A Single-Step		
Programming and Verification		
External Access		
8041A Power Down Mode		
CHAPTER 5		
System Operation		
Bus Interface		
Design Examples		
General Handshaking Protocol		
CHAPTER 6		
Application Notes		6
Abstracts		6
Application Notes		
Introduction to the UPI 41A™		
Keyboard Scanning Application		6-

CHAPTER 7	
Data Sheets	
8041A/8641A/8741A, Universal Peripheral Interface 8-bit Microcomputer	
8243 MCS-48™ Input / Output Expander	
8292 GPIB Controller	
8294 Data Encryption Unit	
8295 Dot Matrix Printer Controller	
CHAPTER 8	
System Support	8-1
ICE 41A™ UPI 41A™ In-Circuit Emulator	
Multi ICE Software, Multiple-In-Circuit-Emulator	8-5
MCS-48™ Diskette-Based Software Support Package	8-9
Model 230 Intellec® Series II Microcomputer Development System	8-11
UPP-103 Universal PROM Programmer	

# CHAPTER 1 INTRODUCTION





## CHAPTER 1 INTRODUCTION

Accompanying the introduction of microprocessors such as the 8080, 8085, and 8086 there has been a rapid proliferation of intelligent peripheral devices. These special purpose peripherals extend CPU performance and flexibility in a number of important ways.

Table 1-1. Intelligent Peripheral Devices

8255 (GPIO)	Programmable Peripheral Interface
8251 (USART)	Programmable Communication Interface
8253 (TIMER)	Programmable Interval Timer
8257 (DMA)	Programmable DMA Controller
8259	Programmable Interrupt Controller
8272 (DDFDC)	Programmable Floppy Disk Controller
8273 (SDLC)	Programmable Synchronous Data Link Controller
8275 (CRT)	Programmable CRT Controller
8279 (PKD)	Programmable Keyboard/Display Controller
8291, 8292, 8293	Programmable GPIB System Talker, Listener, Controller

Intelligent devices like the 8272 floppy disk controller and 8273 synchronous data link controller (see Table 1-1) can preprocess serial data and perform control tasks which off-load the main system processor. Higher overall system throughout is achieved and software complexity is greatly reduced. The intelligent peripheral chips simplify master processor control tasks by performing many functions externally in peripheral hardware rather than internally in main processor software.

Intelligent peripherals also provide system flexibility. They contain on-chip mode registers which are programmed by the master processor during system initialization. These control registers allow the peripheral to be configured into many different operation modes. The user-defined program for the peripheral is stored in main system memory and is transferred to the peripheral's registers whenever a mode change is required. Of course, this type of flexibility requires software overhead in the master system which tends to limit the benefit derived form the peripheral chip.

In the past, intelligent peripherals were designed to handle very specialized tasks. Separate chips were designed for communication disciplines, parallel I/O, keyboard encoding, interval timing, CRT control, etc. Yet, in spite of the large number of devices available and the increased flexibility built into these chips, there is still a large number of microcomputer peripheral control tasks which are not satisfied.

With the introduction of the Universal Peripheral Interface (UPI) microcomputer, Intel has taken the intelligent peripheral concept a step further by providing an intelligent controller that is fully user programmable. It is a complete single-chip microcomputer which can connect directly to a master processor data bus. It has the same advantages of intelligence and flexibility which previous peripheral chips offered. In addition, the UPI is user-programmable: it has 1K bytes of ROM or EPROM memory for program storage plus 64 bytes of RAM memory for data storage or initialization from the master processor. The UPI device allows a designer to fully specify his control algorithm in the peripheral chip without relying on the master processor. Devices like printer controllers and keyboard scanners can be completely self-contained, relying on the master processor only for data transfer.

The UPI family consists of three components:

- 8741A microcomputer with EPROM memory
- 8041A microcomputer with ROM memory
- 8243 I/O expander device

The 8741A and 8041A single chip microcomputers are functionally equivalent except for the type of program memory available with each. These devices have the following main features:

- 8-bit CPU
- 8-bit data bus interface registers
- 1K by 8 bit ROM or EPROM memory
- 64 by 8 bit RAM memory
- Interval timer/event counter
- Two 8-bit TTL compatible I/O ports
- Resident clock oscillator

The 8243 device is an I/O multiplexer which allows expansion of I/O to over 100 lines (if seven devices are used). All three parts are fabricated with N-channel MOS technology and require a single, 5V supply for operation.




Figure 1-1. Interfacing Peripherals To Microcomputer Systems

#### INTERFACE REGISTERS FOR MULTI-PROCESSOR CONFIGURATIONS

In the normal configuration, the 8041A/8741A interfaces to the system bus, just like any intelligent peripheral device (see Figure 1-1). The host processor and the 8041A/8741A form a loosely coupled multiprocessor system, that is, communications between the two processors are direct. Common resources are three addressable registers located physically on the 8041A/8741A. These registers are the Data Bus Buffer Input (DBBIN), Data Bus Buffer Output (DBBOUT), and Status (STATUS) registers. The host processor may read data from DBBOUT or write commands and data into DBBIN. The status of DBBOUT and DBBIN plus user-defined status is supplied in STATUS. The host may read STATUS at any time. An interrupt to the UPI processor is automatically generated (if enabled) when DBBIN is loaded.

Because the UPI contains a complete microcomputer with program memory, data memory, and CPU it can function as a "Universal" controller. A designer can program the UPI to control printers, tape transports, or multiple serial communication channels. The UPI can also handle off-line arithmetic processing, or any number of other low speed control tasks.

#### **POWERFUL 8-BIT PROCESSOR**

The UPI contains a powerful, 8-bit CPU with 2.5  $\mu$ sec cycle time and two single-level interrupts. Its

instruction set includes over 90 instructions for easy software development. Most instructions are single byte and single cycle and none are more than two bytes long. The instruction set is optimized for bit manipulation and I/O operations. Special instructions are included to allow binary or BCD arithmetic operations, table lookup routines, loop counters, and N-way branch routines.




Figure 1-2. Pin Compatible ROM/EPROM Versions

### SPECIAL INSTRUCTION SET FEATURES

- For Loop Counters:
   Decrement Register and Jump if not zero.
- For Bit Manipulation:
   AND to A (immediate data or Register)
   OR to A (immediate data or Register)
   XOR to A (immediate data or Register)
   AND to Output Ports (Accumulator)
   OR to Output Ports (Accumulator)
   Jump Conditionally on any bit in A
- For BDC Arithmetic:
   Decimal Adjust A
   Swap 4-bit Nibbles of A
   Exchange lower nibbles of A and Register
   Rotate A left or right with or without
   Carry
- For Lookup Tables:
  Load A from Page of ROM (Address in A)
  Load A from Current Page of ROM
  (Address in A)

#### **Features for Peripheral Control**

The UPI 8-bit interval timer/event counter can be used to generate complex timing sequences for control applications or it can count external events such as switch closures and position encoder pulses. Software timing loops can be simplified or eliminated by the interval timer. If enabled, an interrupt to the CPU will occur when the timer overflows.

The UPI I/O complement contains two TTL-compatible 8-bit bidirectional I/O ports and two general-purpose test inputs. Each of the 16 port lines can individually function as either input or output under

software control. Four of the port lines can also function as an interface for the 8243 I/O expander which provides four additional 4-bit ports that are directly addressable by UPI software. The 8243 expander allows low cost I/O expansion for large control applications while maintaining easy and efficient software port addressing.




Figure 1-4. 8243 I/O Expander Interface

#### **On-Chip Memory**

The UPI's 64 bytes of data memory include dual working register banks and an 8-level program counter stack. Switching between the register banks allows fast response to interrupts. The stack is used to store return addresses and processor status upon entering a subroutine.

The UPI program memory is available in two types to allow flexibility in moving from design to prototype to production with the same PC layout. The 8741A device with EPROM memory is very economical for initial system design and development.




Figure 1-3. Interfaces And Protocols For Multiprocessor Systems

Its program memory can be electrically programmed using the Intel Universal PROM Programmer. When changes are needed, the entire program can be erased using UV lamp and reprogrammed in about 20 minutes. This means the 8741A can be used as a single chip "breadboard" for very complex interface and control problems. After the 8741A is programmed it can be tested in the actual production level PC board and the actual functional environment. Changes required during system debugging can be made in the 8741A program much more easily than they could be made in a random logic design. The system configuration and PC layout can remain fixed during the development process and the turn around time between changes can be reduced to a minimum.

At any point during the development cycle, the 8741A EPROM part can be replaced with the low cost 8041A part with factory mask programmed memory. The transition from system development to mass production is made smoothly because the 8741A and 8041A parts are completely pin compatible. This feature allows extensive testing with the EPROM part, even into initial shipments to customers. Yet, the transition to low-cost ROM is simplified to the point of being merely a package substitution.

#### PREPROGRAMMED UPI's

The 8292, 8294, and 8295 are 8041A's that are programmed by Intel and sold as standard peripherals.

The 8292 is a GPIB controller, part of a three chip GPIB system. The 8294 is a Data Encryption Unit that implements the National Bureau of Standards data encryption algorithm. The 8295 is a dot matrix printer controller designed especially for the LRC 7040 series dot matrix impact printers. These parts illustrate the great flexibility offered by the UPI family.


#### **DEVELOPMENT SUPPORT**

The UPI microcomputer is fully supported by Intel with development tools like the UPP PROM programmer already mentioned. An ICE-41A in-circuit emulator is also available to allow UPI software and hardware to be developed easily and quickly. The combination of device features and Intel development support make the UPI an ideal component for low-speed peripheral control applications.

#### **UPI DEVELOPMENT SUPPORT**

- 8048/8041A Assembler
- Universal PROM Programmer UPP Series
- ICE-41A Module
- MULTI-ICE
- Insite User's Library
- Application Engineers
- Training Courses

# CHAPTER 2 FUNCTIONAL DESCRIPTION



FUNCTIONAL DESCRIPT



# CHAPTER 2 FUNCTIONAL DESCRIPTION

The UPI-41A microcomputer is an intelligent peripheral controller designed to operate in MCS-86, MCS-85, MCS-80, and MCS-48 systems. The UPI'S architecture, illustrated in Figure 2-1, is based on a low cost, single-chip microcomputer with program memory, data memory, CPU, I/O, event timer and clock oscillator in a single 40-pin package. Special interface registers are included which enable the UPI to function as a peripheral to an 8-bit master processor.

This chapter provides a basic description of the UPI microcomputer and its system interface registers. Unless otherwise noted the descriptions in this sec-

tion apply to both the 8741A (with UV erasable program memory) and the 8041A (with factory mask programmed memory). These two devices are so similar that they can be considered identical under most circumstances. All functions described in this chapter apply to both the 8041A and 8741A.

#### PIN DESCRIPTION

The 8741A and 8041A are packaged in 40-pin Dual In-Line (DIP) packages. The pin configuration for both devices is shown in Figure 2-2. Figure 2-3 illustrates the UPI Logic Symbol.




Figure 2-1. UPI-41A Single Chip Microcomputer




Figure 2-2. Pin Configuration




Figure 2-3. Logic Symbol

The following section summarizes the functions of each UPI-41A pin. NOTE that several pins have two

or more functions which are described in separate paragraphs.

Table 2-1. Pin Description

Symbol	Pin No.	Туре	116-6	Name and Function			
D <sub>0</sub> -D <sub>7</sub> (BUS)	12-19	I/O		bidirectional DATA BUS BUFFER lines used to interface the to an 8-bit master system data bus.			
P <sub>10</sub> -P <sub>17</sub>	27-34	I/O	Port 1: 8-bit, PORT 1 quasi-bidirectional I/O lines.				
P <sub>20</sub> -P <sub>27</sub>	21-24 35-38	I/O	face directly to the 8243 I during PORT 4-7 access interrupt Request and DI	uasi-bidirectional I/O lines. The lower 4 bits (P <sub>20</sub> -P <sub>23</sub> ) inter- /O expander device and contain address and data information . The upper 4 bits (P <sub>24</sub> -P <sub>27</sub> ) can be programmed to provide MA Handshake capability. Software control can configure P <sub>24</sub>			
	AN INTERNATION			BF) interrupt, P <sub>25</sub> as Input Buffer Full (IBF) interrupt, P <sub>26</sub> , and P <sub>27</sub> as DMA ACKnowledge (DACK).			
WR	10	I	Write: I/O write input which enables the master CPU to write data and command words to the UPI-41A INPUT DATA BUS BUFFER.				
RD	8	I	Read: I/O read input which enables the master CPU to read data and status words from the OUTPUT DATA BUS BUFFER or status register.				
CS	6	I	Chip Select: Chip select input used to select one UPI-41A microcomputer out of several connected to a common data bus.				
A <sub>0</sub>	9	I	<b>Command/Data Select:</b> Address input used by the master processor to indicat whether byte transfer is data $(A_0=0)$ or command $(A_0=1)$ .				
TEST 0, 1 TEST 1 39		I	Test Inputs: Input pins tions.	which can be directly tested using conditional branch instruc-			
				or TEST 1 (T1) also functions as the event timer input (under 0 (T0) is used during PROM programming and verification in			

Эушрог	FIII NO.	Type	ELINOTIONAL DEGARBISTURMUM			
XTAL 1, XTAL 2	2 3	I	<b>Inputs:</b> Inputs for a crystal, LC or an external timing signal to determine the internal oscillator frequency.			
SYNC	11	0	Output Clock: Output signal which occurs once per UPI-41A instruction cycle. SYNC can be used as a strobe for external circuitry; it is also used to synchronize single step operation.			
EA	7	I	External Access: External access input which allows emulation, testing and PROM/ROM verification.			
PROG	25	I/O	Program: Multifunction pin used as the program pulse input during PROM proming.  During I/O expander access the PROG pin acts as an address/data strobe to the			
RESET	50 4 Us	I	Reset: Input used to reset status flip-flops and to set the program counter to zer RESET is also used during PROM programming and verification.			
SS	5	I	Single Step: Single step input used in the 8741A in conjunction with the SYNC output to step the program through each instruction.			
VCC	40		Power: +5V main power supply pin.			
$V_{\mathrm{DD}}$	26		<b>Power:</b> +5V during normal operation. +25V during programming operation. Low power standby pin in ROM version.			
VSS	20		Ground: Circuit ground potential.			

The following sections provide a detailed functional description of the UPI microcomputer. Figure 2-4 il-

lustrates the functional blocks within the UPI device.




Figure 2-4. UPI-41A™ Block Diagram

#### **CPU SECTION**

The CPU section of the UPI-41A microcomputer performs basic data manipulations and controls data flow throughout the single chip computer via the internal 8-bit data bus. The CPU section includes the following functional blocks shown in Figure 2-4:

- Arithmetic Logic Unit (ALU)
- Instruction Decoder
- Accumulator
- Flags

#### **Arithmetic Logic Unit (ALU)**

The ALU is capable of performing the following operations:

- · ADD with or without carry
- · AND, OR, and EXCLUSIVE OR
- Increment, Decrement
- Bit complement
- Rotate left or right
- Swap
- BCD decimal adjust

In a typical operation data from the accumulator is combined in the ALU with data from some other source on the UPI-41A internal bus (such as a register or an I/O port). The result of an ALU operation can be transferred to the internal bus or back to the accumulator.

If an operation such as an ADD or ROTATE requires more than 8 bits, the CARRY flag is used as an indicator. Likewise, during decimal adjust and other BCD operations the AUXILIARY CARRY flag can be set and acted upon. These flags are part of the Program Status Word (PSW).

#### Instruction Decoder

During an instruction fetch, the operation code (opcode) portion of each program instruction is stored and decoded by the instruction decoder. The decoder generates outputs used along with various timing signals to control the functions performed in the ALU. Also, the instruction decoder controls the source and destination of ALU data.

#### Accumulator

The accumulator is the single most important register in the processor. It is the primary source of data to the ALU and is often the destination for results as well. Data to and from the I/O ports and memory normally passes through the accumulator.

#### PROGRAM MEMORY

The UPI-41A microcomputer has 1024 8-bit words of resident, read-only memory for program storage. Each of these memory locations is directly addressable by a 10-bit program counter. Depending on the

type of application and the number of program changes anticipated, two types of program memory are available:

 8041A with mask programmed ROM Memory
 8741A with electrically programmable EPROM Memory

The 8041A and 8741A are functionally identical parts and are completely pin compatible. The 8041A has ROM memory which is mask programmed to user specification during fabrication. The 8741A is electrically programmed by the user using the Universal PROM Programmer (UPP series) with a UPP-848 Personality Card. It can be erased using ultraviolt light and reprogrammed at any time.

A program memory map is illustrated in Figure 2-5. Memory is divided into 256 location 'pages' and three locations are reserved for special use:




Figure 2-5. Program Memory Map

#### INTERRUPT VECTORS

#### 1) Location 0

Following a RESET input to the processor, the next instruction is automatically fetched from location 0.

#### 2) Location 3

An interrupt generated by an Input Buffer Full (IBF) condition (when the IBF interrupt is enabled) causes the next instruction to be fetched from location 3.

#### 3) Location 7

A timer overflow interrupt (when enabled) will cause the next instruction to be fetched from location 7.

Following a system RESET, program execution begins at location 0. Instructions in program memory are normally executed sequentially. Program control can be transferred out of the main line of code by an input buffer full (IBF) interrupt or a timer interrupt, or when a jump or call instruction is encountered. An IBF interrupt (if enabled) will automatically transfer control to location 3 while a timer interrupt will transfer control to location 7.

All conditional JUMP instructions and the indirect JUMP instruction are limited in range to the current 256-location page (that is, they alter PC bits 0-7 only). If a conditional JUMP or indirect JUMP begins in location 255 of a page, it must reference a destination on the following page.

Program memory can be used to store constants as well as program instructions. the UPI-41A instruction set contains an instruction (MOVP3) designed specifically for efficient transfer of look-up table information from page 3 of memory.

#### **DATA MEMORY**

The UPI-41A universal peripheral interface has 64 8-bit words of random access data memory. This memory contains two working register banks, an 8-level program counter stack and a scratch pad memory, as shown in Figure 2-6. The amount of scratch pad memory available is variable depending on the number of addresses nested in the stack and the number of working registers being used.

#### **Addressing Data Memory**

The first eight locations in RAM are designated as working registers  $R_0$ – $R_7$ . These locations (or registers) can be addressed directly by specifying a register number in the instruction. Since these locations are easily addressed, they are generally used to store frequently accessed intermediate results. Other locations in data memory are addressed indirectly by using  $R_0$  or  $R_1$  to specify the desired address. Since all RAM locations (including the eight working registers) can be addressed by 6 bits, the two most significant bits (6 and 7) of the addressing registers are ignored.

#### **Working Registers**

Dual banks of eight working registers are included in the UPI-41A data memory. Locations 0–7 make up register bank 0 and locations 24–31 form register bank 1. A  $\overline{\text{RESET}}$  signal automatically selects regis-




Figure 2-6. Data Memory Map

ter bank 0. When bank 0 is selected, references to R<sub>0</sub>-R<sub>7</sub> in UPI-41A instructions operate on locations 0-7 in data memory. A "select register bank" instruction is used to select between the banks during program execution. If the instruction SEL RB1 (Select Register Bank 1) is executed, then program references to R<sub>0</sub>-R<sub>7</sub> will operate on locations 24-31. As stated previously, registers 0 and 1 in the active register bank are used as indirect address registers for all locations in data memory.

Register bank 1 is normally reserved for handling interrupt service routines, thereby preserving the contents of the main program registers. The SEL RB1 instruction can be issued at the beginning of an interrupt service routine. Then, upon return to the main program, an RETR (return & restore status) instruction will automatically restore the previously selected bank. During interrupt processing, registers in bank 0 can be accessed indirectly using  $R_0{}^\prime$  and  $R_1{}^\prime$ .

If register bank 1 is not used, registers 24–31 can still serve as additional scratch pad memory.

#### **Program Counter Stack**

RAM locations 8–23 are used as an 8-level program counter stack. When program control is temporarily passed from the main program to a subroutine or interrupt service routine, the 10-bit program counter

turned to the main program via an RETR instruction, the program counter and PSW bits 4–7 are restored. Returning via an RET instruction does not restore the PSW bits, however. The program counter stack is addressed by three stack pointer bits in the PSW (bits 0–2). Operation of the program counter stack and the program status word is explained in detail in the following sections.

The stack allows up to eight levels of subroutine 'nesting'; that is, a subroutine may call a second subroutine, which may call a third, etc., up to eight levels. Unused stack locations can be used as scratch pad memory. Each unused level of subroutine nesting provides two additional RAM locations for general use.

The following sections provide a detailed description of the Program Counter Stack and the Program Status Word.

#### **PROGRAM COUNTER**

The UPI-41A microcomputer has a 10-bit program counter (PC) which can directly address any of the 1024 locations in program memory. The program counter always contains the address of the next instruction to be executed and is normally incremented sequentially for each instruction to be executed when each instruction fetches occurs.

When control is temporarily passed from the main program to a subroutine or an interrupt routine, however, the PC contents must be altered to point to the address of the desired routine. The stack is used to save the current PC contents so that, at the end of the routine, main program execution can continue. The program counter is initialized to zero by a RESET signal.

#### PROGRAM COUNTER STACK

The Program Counter Stack is composed of 16 locations in Data Memory as illustrated in Figure 2-7. These RAM locations (8 through 23) are used to store the 10-bit program counter and 4 bits of the program status word.

An interrupt or CALL to a subroutine causes the contents of the program counter to be stored in one of the 8 register pairs of the program counter stack.

A 3-bit Stack Pointer which is part of the Program Status Word (PSW) determines the stack pair to be used at a given time. The stack pointer is initialized by a RESET signal to 00H which corresponds to RAM locations 8 and 9.




Figure 2-7. Program Counter Stack

The first call or interrupt results in the program counter and PSW contents being transferred to RAM locations 8 and 9 in the format shown in Figure 2-7. The stack pointer is automatically incremented by 1 to point to locations 10 and 11 in anticipation of another CALL.

Nesting of subroutines within subroutines can continue up to 8 levels without overflowing the stack. If overflow does occur the deepest address stored (locations 8 and 9) will be overwritten and lost since the stack pointer overflows from 07H to 00H. Likewise, the stack pointer will underflow from 00H to 07H.

The end of a subroutine is signaled by a return instruction, either RET or RETR. Each instruction will automatically decrement the Stack Pointer and transfer the contents of the proper RAM register pair to the Program Counter.

#### **PROGRAM STATUS WORD**

The 8-bit program status word illustrated in Figure 2-8 is used to store general information about program execution. In addition to the 3-bit Stack Pointer discussed previously, the PSW includes the following flags:

- CY Carry
- AC Auxiliary Carry
- F<sub>0</sub> Flag 0
- BS Register Bank Select




Figure 2-8. Program Status Word

The Program Status Word (PSW) is actually a collection of flip-flops located throughout the machine which are read or written as a whole. The PSW can be loaded to or from the accumulator by the MOV A, PSW or MOV PSW, A instructions. The ability to write directly to the PSW allows easy restoration of machine status after a power-down sequence.

The upper 4 bits of the PSW (bits 4, 5, 6, and 7) are stored in the PC Stack with every subroutine CALL or interrupt vector. Restoring the bits on a return is optional. The bits are restored if an RETR instruction is executed, but not if an RET is executed.

PSW bit definitions are as follows:

- Bits 0-2 Stack Pointer Bits So. S1. S2
- Bit 3 Not Used
- Bit 4 Working Register Bank
  - 0 = Bank 01 = Bank 1
- Bit 5 Flag 0 bit (F<sub>0</sub>)

This is a general purpose flag which can be cleared or complemented and tested with conditional jump instructions. It may be used during data transfer to an external processor.

• Bit 6 Auxiliary Carry (AC)

The flag status is determined by an ADD instruction and is used by the Decimal Adjustment instruction DAA.

Bit 7 Carry (CY)

The flag indicates that a previous operation resulted in overflow of the accumulator.

#### CONDITIONAL BRANCH LOGIC

Conditional Branch Logic in the UPI-41A allows the status of various processor flags, inputs, and other hardware functions to directly affect program execution. The status is sampled in state 3 of the first cycle.

Table 2-2 lists the internal conditions which are testable and indicates the condition which will cause a jump. In all cases, the destination address must be within the page of program memory (256 locations) in which the jump instruction occurs.

#### OSCILLATOR AND TIMING CIRCUITS

The 8041A's internal timing generation is controlled by a self-contained oscillator and timing circuit. A choice of crystal, L-C or external clock can be used to derive the basic oscillator frequency.

The resident timing circuit consists of an oscillator, a state counter and a cycle counter as illustrated in Figure 2-9. Figure 2-10 shows instruction cycle timing.

#### Oscillator

The on-board oscillator is a series resonant circuit with a frequency range of 1 to 6 MHz. Pins XTAL 1 and XTAL 2 are input and output (respectively) of a high gain amplifier stage. A crystal or inductor and capacitor connected between XTAL 1 and XTAL 2 provide the feedback and proper phase shift for os-

Table 2-2. Conditional Branch Instructions

Device	Instruction	Mnemonic	Jump Condition  Jump if:
Accumulator	JZ	addr	All bits zero
Accumulator bit	JNZ JBb	addr addr	Any bit not zero Bit "b" = 1
Carry flag	JC	addr	Carry flag = 1
	JNC	addr	Carry flag = 0
User flag	JFO	addr	$F_0$ flag = 1
	JF1	addr	$F_1$ flag = 1
Timer flag	JTF	addr	Timer flag = 1
Test Input 0	JT0	addr	$T_0 = 1$
	JNT0	addr	$T_0 = 0$
Test Input 1	JT1	addr	$T_1 = 1$
	JNT1	addr	$T_1 = 0$
Input Buffer flag	JNIBF	addr	IBF flag = 0
Output Buffer flag	JOBF	addr	OBF flag = 1




Figure 2-9. Oscillator Configuration

cillation. Recommended connections for crystal or L-C are shown in Figure 2-11.

#### **State Counter**

The output of the oscillator is divided by 3 in the state counter to generate a signal which defines the state times of the machine.

Each instruction cycle consists of five states as illustrated in Figure 2-10 and Table 2-3. The overlap of




Figure 2-10. Instruction Cycle Timing

address and execution operations illustrated in Figure 2-10 allows fast instruction execution.

#### **Cycle Counter**

The output of the state counter is divided by 5 in the cycle counter to generate a signal which defines a machine cycle. This signal is call SYNC and is available continously on the SYNC output pin. It can be used to synchronize external circuitry or as a general purpose clock output. It is also used for synchronizing single-step in the 8741A.

Table 2-3. Instruction Timing Diagram

INSTRUCTION			CYCLE 1	notellin.		fanish dillo	z badant	CYCLE 2		1
INSTRUCTION	S1	S2	S3	S4	S5	S1	S2	S3	S4	S5
IN A,Pp	Fetch Instruction	Increment Program Counter		Increment Timer	1.1 - 0	transfer (	Read Port	ins 5	-	_
OUTL P <sub>P</sub> ,A	Fetch Instruction	Increment Program Counter	are imput	Increment Timer	Output To Port	- 1	TOALSOOTO	leave	-	-
ANL Pp, DATA	Fetch Instruction	Increment Program Counter	en r <u>a</u> milgi	Increment Timer	Read Port	Fetch Immediate Data	dah Ei au	Increment Program Counter	Output To Port	_
ORL Pp, DATA	Fetch Instruction	Increment Program Counter	eedback o	Increment Timer	Read Port	Fetch Immediate Data	noi+stri	Increment Program Counter	Output To Port	_
MOVD A,Pp	Fetch Instruction	Increment Program Counter	Output Opcode/Address	Increment Timer	-		Read P2 Lower	_	-	_
MOVD P <sub>P</sub> ,A	Fetch Instruction	Increment Program Counter	Output Opcode/Address	Increment Timer	Output Data To P2 Lower	CHION AND	2 81051	_	_	_
ANLD Pp,A	Fetch Instruction	Increment Program Counter	Output Opcode/Address	Increment Timer	Output Data	-1	-	-	- 1	_
ORLD Pp,A	Fetch Instruction	Increment Program Counter	Output Opcode/Address	Increment Timer	Output Data	nos <u>r</u> ossus	[0] _	-	<u>-</u>	1
J (Conditional)	Fetch Instruction	Increment Program Counter	Sample Condition	Increment Timer		Fetch Immediate Data	SAIF	Update Program Counter	-113	B - F - OU
IN A,DBB	Fetch Instruction	Increment Program Counter	-	Increment Timer	8 -		del		ud tx	A
OUT DBB,A	Fetch Instruction	Increment Program Counter	-	Increment Timer	Output To Port					
STRT T STRT CNT	Fetch Instruction	Increment Program Counter	- 1	- 146	Start Counter					
STOP TCNT	Fetch Instruction	Increment Program Counter	- 1	- 10	Stop Counter					
EN I	Fetch Instruction	Increment Program Counter	_	Enable Interrupt	a -	0				
DIS I	Fetch Instruction	Increment Program Counter	_	Disable Interrupt	n -					
EN DMA	Fetch Instruction	Increment Program Counter	_	DMA Enabled DRQ Cleared	10 -					
EN FLAGS	Fetch Instruction	Increment Program Counter	- 1	OBF, IBF Output Enabled	_					




Figure 2-11. Recommended Crystal and L-C Connections

#### **Frequency Reference**

The external crystal provides high speed and accurate timing generation. A crystal frequency of 5.9904 MHz is useful for generation of standard communication frequencies by the 8741A and 8041A. However, if an accurate frequency reference and maximum processor speed are not required, an inductor and capacitor may be used in place of the crystal as shown in Figure 2-11.

A recommended range of inductance and capacitance combinations is given below:

- $L = 130 \mu H$  corresponds to 3 MHz
- $L = 45 \mu H$  corresponds to 5 MHz

An external clock signal can also be used as a frequency reference to the 8741A or 8041A; however, the levels are *not* TTL compatible. The signal must be in the 1–6 MHz frequency range and must be connected to pins XTAL 1 and XTAL 2 by buffers with a suitable pull-up resistor to guarantee that a logic "1" is above 3.8 volts. The recommended connection is shown in Figure 2-12.




Figure 2-12. Recommended Connection For External Clock Signal

#### INTERVAL TIMER/EVENT COUNTER

The 8041A has a resident 8-bit timer/counter which has several software selectable modes of operation. As an interval timer, it can generate accurate delays from 80 microseconds to 20.48 milliseconds without placing undue burden on the processor. In the counter mode, external events such as switch closures or tachometer pulses can be counted and used to direct program flow.

#### **Timer Configuration**

Figure 2-13 illustrates the basic timer/counter configuration. An 8-bit register is used to count pulses from either the internal clock and prescaler or from an external source. The counter is presettable and readable with two MOV instructions which transfer the contents of the accumulator to the counter and vice-versa. The counter is initialized solely by the MOV T,A instruction; it is not cleared by a RESET signal. The counter is stopped by a RESET or STOP TCNT instruction and remains stopped until restarted either as a timer (START T instruction) or as a counter (START CNT instruction). Once started, the counter will increment to its maximum count (FFH) and overflow to zero continuing its count until stopped by a STOP TCNT instruction or RESET.

The increment from maximum count to zero (overflow) results in setting the Timer Flag (TF) and generating an interrupt request. The state of the overflow flag is testable with the conditional jump instruction, JTF. The flag is reset by executing a JTF or by a RESET signal.

The timer interrupt request is stored in a latch and ORed with the input buffer full interrupt request. The timer interrupt can be enabled or disabled independent of the IBF interrupt by the EN TCNTI and




Figure 2-13. Timer Counter

DIS TCTNI instructions. If enabled, the counter overflow will cause a subroutine call to location 7 where the timer service routine is stored. If the timer and Input Buffer Full interrupts occur simultaneously, the IBF source will be recognized and the call will be to location 3. Since the timer interrupt is latched, it will remain pending until the DBBIN register has been serviced and will immediately be recognized upon return from the service routine. A pending timer interrupt is reset by the initiation of a timer interrupt service routine.

#### **Event Counter Mode**

The START CNT instruction connects the TEST 1 input pin to the counter input and enables the counter. Note that this instruction does not clear the counter. The counter is incremented on high to low transition of TEST 1. The maximum count rate is one count per three instruction cycles (every 7.5 microseconds when using a 6 MHz crystal). There is no minimum frequency limit. The TEST 1 input must remain high for a minimum of 500 ns (at 6 MHz) during a count cycle.

#### **Timer Mode**

The START T instruction connects an internal clock to the counter input and enables the counter. The input frequency is derived from a divide by 32 prescaler connected to the 400 kHz machine cycle clock. The configuration is illustrated in Figure 2-13. The resulting 12.5 kHz clock provides a counter increment every 80  $\mu$ sec. Various delays and timing sequences between 80  $\mu$ sec and 20.48 msec can easily be generated with a miniumum of software timing

loops. Times longer than 20 msec can be accurately measured by accumulating multiple overflows in a register under software control. For time resolution less than 80  $\mu$ sec an external clock can be applied to the TEST 1 input and the counter can be operated in the event counter mode. The 2.5  $\mu$ sec SYNC output divided by 3 or more can serve as the external clock. Software loops can also be used to "fine tune" long delays generated by the timer.

#### **TEST 1 Event Counter Input**

The TEST 1 pin is multifunctional. It is automatically initialized as a test input by a  $\overline{RESET}$  signal and can be tested using UPI-41A conditional branch instructions.

In the second mode of operation, illustrated in Figure 2-13, the TEST 1 pin is used as an input to the internal 8-bit event counter. The Start Counter (STRT CNT) instruction controls an internal switch which connects TEST 1 through an edge detector to the 8-bit internal counter. Note that this instruction does not inhibit the testing of TEST 1 via conditional Jump instructions.

In the counter mode the TEST 1 input is sampled once per instruction cycle. After a high level is detected, the next occurence of a low level at TEST 1 will cause the counter to increment by one.

The event counter functions can be stopped by the Stop Timer/Counter (STOP TCNT) instruction. When this instruction is executed the TEST 1 pin

becomes a test input and functions as previously described.

#### **TEST INPUTS**

There are two multifunction pins designated as Test Inputs, TEST 0 and TEST 1. In the normal mode of operation, status of each of these lines can be directly tested using the following conditional Jump instructions:

JT0 Jump if TEST 0 = 1
 JNT0 Jump if TEST 0 = 0
 JT1 Jump if TEST 1 = 1
 JNT1 Jump if TEST 1 = 0

The test inputs are TTL compatible. An external logic signal connnected to one of the test inputs will be sampled at the time the appropriate conditional jump instruction is executed. The path of program execution will be altered depending on the state of the external signal when sampled.

#### **INTERRUPTS**

The 8041A/8741A has the following internal interrupts:

- Input Buffer Full (IBF) interrupt
- Timer Overflow interrupt

The IBF interrupt forces a CALL to location 3 in program memory; a timer-overflow interrupt forces a CALL to location 7. The IBF interrupt is enabled by the EN I instruction and disabled by the DIS I instruction. The timer-overflow interrupt is enabled and disabled by the EN TNCTI and DIS TCNTI instructions, respectively.

Figure 2-14 illustrates the internal interrupt logic. An IBF interrupt request is generated whenever  $\overline{WR}$  and  $\overline{CS}$  are both low, regardless of whether interrupts are enabled. The interrupt request is cleared upon entering the IBF service routine only. That is, the DIS I instruction does not clear a pending IBF interrupt.

#### **Interrupt Timing Latency**

When the IBF interrupt is enabled and an IBF interrupt request occurs, an interrupt sequence is initiated as soon as the currently executing instruction is completed. The following sequence occurs:

- · A CALL to location 3 is forced.
- The program counter and bits 4-7 of the Program Status Word are stored in the stack.
- The stack pointer is incremented.

Location 3 in program memory should contain an




Figure 2-14. Interrupt Logic

unconditional jump to the beginning of the IBF interrupt service routine elsewhere in program memory. At the end of the service routine, an RETR (Return and Restore Status) instruction is used to return control to the main program. This instruction will restore the program counter and PSW bits 4–7, providing automatic restoration of the previously active register bank as well. RETR also re-enables interrupts.

A timer-overflow interrupt is enabled by the EN TCNTI instruction and disabled by the DIS TCNTI instruction. If enabled, this interrupt occurs when the timer/counter register overflows. A CALL to location 7 is forced and the interrupt routine proceeds as described above.

The interrupt service latency is the sum of current instruction time, interrupt recognition time, and the internal call to the interrupt vector address. The worst case latency time for servicing an interrupt is 7 clock cycles. Best case latency is 4 clock cycles.

#### **Interrupt Timing**

Interrupt inputs may be enabled or disabled under program control using EN I, DIS  $\underline{I}$ , EN  $\underline{T}$ CNTI and DIS  $\underline{T}$ CNTI instructions. Also, a  $\underline{R}\underline{E}\underline{S}\underline{E}\underline{T}$  input will disable interrupts. An interrupt request must be removed before the RETR instruction is executed to return from the service routine, otherwise the processor will re-enter the service routine immediately. Thus, the  $\underline{W}\underline{R}$  and  $\underline{C}\underline{S}$  inputs should not be held low longer than the duration of the interrupt service routine.

The interrupt system is single level. Once an interrupt is detected, all further interrupt requests are latched but are not acted upon until execution of an RETR instruction re-enables the interrupt input logic. This occurs at the beginning of the second cycle of the RETR instruction. If an IBF interrupt and a timer-overflow interrupt occur simultaneously, the IBF interrupt will be recognized first and the timer-overflow interrupt will remain pending until the end of the interrupt service routine.

#### **External Interrupts**

An external interrupt can be created using the UPI-41A timer/counter in the event counter mode. The counter is first preset to FFH and the EN TCNTI instruction is executed. A timer-overflow interrupt is generated by the first high to low transition of the TEST 1 input pin. Also, if an IBF interrupt occurs during servicing of the timer/counter interrupt, it will remain pending until the end of the service routine.

#### **Host Interrupts And DMA**

If needed, two external interrupts to the host system can be created using the EN FLAGS instruction. This instruction allocates two I/O lines on PORT 2 (P<sub>24</sub> and P<sub>25</sub>). P<sub>24</sub> is the Output Buffer Full interrupt request line to the host system; P<sub>25</sub> is the Input Buffer empty interrupt request line. These interrupt outputs reflect the internal status of the OBF flag and the IBF inverted flag. Note, these outputs may be inhibited by writing a "0" to these pins. Reenabling interrupts is done by writing a "1" to these port pins. Interrupts are typically enabled after power on since the I/O ports are set in a "1" condition. The EN FLAG's effect is only cancelled by a device RESET.

DMA handshaking controls are available from two pins on PORT 2 of the UPI-41A microcomputer. These lines (P<sub>26</sub> and P<sub>27</sub>) are enabled by the EN DMA instruction. P<sub>26</sub> becomes DMA request (DRQ) and P<sub>27</sub> becomes DMA acknowledge (DACK). The UPI program initiates a DMA request by writing a "1" to P<sub>26</sub>. The DMA controller transfers the data into the DBBIN data register using DACK which acts as a chip select. The EN DMA instruction can only be cancelled by a chip RESET.

#### RESET

The  $\overline{\text{RESET}}$  input on the 8041A/8741A provides a means for internal initialization of the processor. An automatic initialization pulse can be generated at power turn-on simply by connecting a 1  $\mu$ fd capacitor between the  $\overline{\text{RESET}}$  input and ground as shown in Figure 2-15. It has an internal pull-up resistor to charge the capacitor and a Schmitt-trigger circuit to generate a clean transition.

If an external RESET pulse is used it must hold the RESET input low for at least 10 milliseconds after the power supply is within tolerance. Figure 2-15 illustrates a configuration using an external TTL gate to generate the RESET input. This configuration can be used to derive the RESET signal from the 8224 clock generator in an 8080 system.

The RESET input performs the following functions:

- Sets Program Counter to zero.
- · Sets the Stack Pointer to zero
- Selects Register Bank 0
- Sets PORTS 1 and 2 to the Input Mode
- Disables interrupts.
- Stops the timer.
- · Clears the timer flag.
- Clears F<sub>0</sub> and F<sub>1</sub> flip-flops.




Figure 2-15. External Reset Configuration

#### **DATA BUS BUFFER**

Two 8-bit data bus buffer registers, DBBIN and DBBOUT, serve as temporary buffers for commands and data flowing between it and the master processor. Externally, data is transmitted or received by the DBB registers upon execution of an INput or OUTput instruction by the master processor. Four control signals are used:


- A<sub>0</sub> Address input signifying control or data
- CS Chip Select
- RD Read strobe
- WR Write strobe

Transfer can be implemented with or without UPI program interference by enabling or disabling an internal UPI interrupt. Internally, data transfer be-

tween the DBB and the UPI accumulator is under software control and is completely asynchronous to the external processor timing. This allows the UPI software to handle peripheral control tasks independent of the main processor while still maintaining a data interface with the master system.

#### Configuration

Figure 2-16 illustrates the internal configuration of the DBB registers. Data is stored in two 8-bit buffer registers, DBBIN and DBBOUT. DBBIN and DBBOUT may be accessed by the external processor using the  $\overline{WR}$  line and the  $\overline{RD}$  line, respectively. The data bus is a bidirectional, three-state bus which can be connected directly to an 8-bit microprocessor system. Four control lines ( $\overline{WR}$ ,  $\overline{RD}$ ,  $\overline{CS}$ ,  $A_0$ ) are used by the external processor to transfer data to and from the DBBIN and DBBOUT registers.



2-16. Data Bus Buffer Configuration

An 8-bit register containing status flags is used to indicate the status of the DBB registers. The eight status flags are defined as follows:

- OBF Output Buffer Full This flag is automatically set when the 8041A loads the DBBOUT register and is cleared when the master processor reads the data register.
- IBF Input Buffer Full This flag is set when the master processor writes a character to the DBBIN register and is cleared when the 8041A INputs the data register contents to its accumulator.
- F<sub>0</sub> This is a general purpose flag which can be cleared or toggled under 8041A software control.
   The flag is used to transfer 8041A status information to the master processor.
- F<sub>1</sub> Command/Data This flag is set to the condition of the A<sub>0</sub> input line when the master processor writes a character to the data register. The F<sub>1</sub> flag can also be cleared or toggled under 8041A program control.
- ST4 Through ST7 These bits are user defined status bits. They are defined by the MOV STS,A instruction.

All flags in the status register are automatically cleared by a RESET input.

#### SYSTEM INTERFACE

Figure 2-17 illustrates how an 8041A can be connected to a standard 8080-type bus system. Data lines D<sub>0</sub>–D<sub>7</sub> form a three-state, bidirectional port which can be connected directly to the system data bus. The UPI bus interface has sufficient drive capability (400  $\mu$ A) for small systems, however, a larger system may require buffers.

Four control signals are required to handle the data and status information transfer:

- WR I/O WRITE signal used to transfer data from the system bus to the UPI DBBIN register and set the F<sub>1</sub> flag in the status register.
- RD I/O READ signal used to transfer data from the DBBOUT register or status register to the system data bus.
- CS CHIP SELECT signal used to enable one 8041A out of several connected to a common bus.
- A0 Address input used to select either the 8-bit status register or DBBOUT register during an I/O READ.

  Also, the signal is used to set the F1 flag in the status register during an I/O WRITE.




Figure 2-17. Interface to 8080 System Bus

The  $\overline{WR}$  and  $\overline{RD}$  signals are active low and are standard MCS-80 peripheral control signals used to synchronize data transfer between the system bus and peripheral devices.

The  $\overline{\mathrm{CS}}$  and  $A_0$  signals are decoded from the address bus of the master system. In a system with few I/O devices a linear addressing configuration can be used where  $A_0$  and  $A_1$  lines are connected directly to  $A_0$  and  $\overline{\mathrm{CS}}$  inputs (see Figure 2-17).

#### **Data Read**

Table 2-4 illustrates the relative timing of a DBBOUT Read. When  $\overline{CS}$ ,  $A_0$ , and  $\overline{RD}$  are low, the contents of the DBBOUT register is placed on the three-state Data lines  $D_0$ - $D_7$  and the OBF flag is cleared.

The master processor uses  $\overline{CS}$ ,  $A_0$ ,  $\overline{WR}$ , and  $\overline{RD}$  to control data transfer between the DBBOUT register and the master system. The following operations are under master processor control:

Table 2-4. Data Transfer Controls

CS	RD	WR	Ao	are referred to in UPI suffiware.
0	0	1	0	Read DBBOUT register
0	0	1	1	Read STATUS register
0	1	0	0	Write DBBIN data register
0	1	0	1	Write DBBIN command register
1	X	x	x	Disable DBB

#### **Status Read**

Table 2-4 shows the logic sequence required for a STATUS register read. When  $\overline{CS}$  and  $\overline{RD}$  are low with A<sub>0</sub> high, the contents of the 8-bit status register appears on Data lines D<sub>0</sub>-D<sub>7</sub>.

#### **Data Write**

Table 2-4 shows the sequence for writing information to the DBBIN register. When  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  are low, the contents of the system data bus is latched into DBBIN. Also, the IBF flag is set and an interrupt is generated, if enabled.

#### **Command Write**

During any write (Table 2-4), the state of the  $A_0$  input is latched into the status register in the  $F_1$  (command/data) flag location. This additional bit is used to signal whether DBBIN contents are command  $(A_0=1)$  or data  $(A_0=0)$  information.

#### INPUT/OUTPUT INTERFACE

The UPI-41A has 16 lines for input and output functions. These I/O lines are grouped as two 8-bit TTL compatible ports: PORTS 1 and 2. The port lines

can individually function as either inputs or outputs under software control. In addition, the lower 4 lines of PORT 2 can be used to interface to an 8243 I/O expander device to increase I/O capacity to 28 or more lines. The additional lines are grouped as 4-bit ports: PORTS 4, 5, 6, and 7.

#### PORTS 1 and 2

PORTS 1 and 2 are each 8 bits wide and have the same I/O characteristics. Data written to these ports by an OUTL Pp,A instruction is latched and remains unchanged until it is rewritten. Input data is sampled at the time the IN, A,Pp instruction is executed. Therefore, input data must be present at the PORT until read by an INput instruction. PORT 1 and 2 inputs are fully TTL compatible and outputs will drive one standard TTL load.

#### **Circuit Configuration**

The PORT 1 and 2 lines have a special output structure (shown in Figure 2-18) that allows each line to serve as an input, an output, or both, even though outputs are statically latched.

Each line has a permanent high impedance pull-up  $(50 \mathrm{K}\Omega)$  which is sufficient to provide source current for a TTL high level, yet can be pulled low by a standard TTL gate drive. Whenever a "1" is written to a line, a low impedance pull-up  $(5 \mathrm{K})$  is switched in momentarily  $(500 \mathrm{~ns})$  to provide a fast transition from 0 to 1. When a "0" is written to the line, a low impedance pull-down  $(300\Omega)$  is active to provide TTL current sinking capability.

To use a particular PORT pin as an input, a logic "1" must first be written to that pin.

NOTE: A RESET intializes all PORT pins to the high impedance logic "1" state.

An external TTL device connected to the pin has sufficient current sinking capability to pull-down the pin to the low state. An IN A,Pp instruction will sample the status of PORT pin and will input the proper logic level. With no external input connected, the IN A,Pp instruction inputs the previous output status.

This structure allows input and output information on the same pin and also allows any mix of input and output lines on the same port. However, when inputs and outputs are mixed on one PORT, a PORT write will cause the strong internal pull-ups to turn on at all inputs. If a switch or other low impedance device is connected to an input, a PORT write ("1" to an input) could cause current limits on internal lines to




Figure 2-18. Quasi-Bidirectional Port Structure

be exceeded. Figure 2-19 illustrates the recommended connection when inputs and outputs are mixed on one PORT.

The bidirectional port structure in combination with the UPI-41A logical AND and OR instructions provides an efficient means for handling single line inputs and outputs within an 8-bit processor.

#### PORTS 4, 5, 6, and 7

By using an 8243 I/O expander, 16 additional I/O lines can be connected to the UPI-41A and directly addressed as 4-bit I/O ports using UPI-41A instructions. This feature saves program space and design time, and improves the bit handling capability of the UPI-41A.

The lower half of PORT 2 provides an interface to the 8243 as illustrated in Figure 2-20. The PROG pin is used as a strobe to clock address and data information via the PORT 2 interface. The extra 16 I/O lines are referred to in UPI software as PORTS 4, 5, 6, and 7. Each PORT can be directly addressed and can be ANDed and ORed with an immediate data mask. Data can be moved directly to the accumulator from the expander PORTS (or vice-versa).

The 8243 I/O ports, PORTS 4, 5, 6, and 7, provide more drive capability than the UPI-41A bidirectional ports. The 8243 output is capable of driving about 5 standard TTL loads.




Figure 2-19. Recommended PORT Input Connections




Figure 2-20. 8243 Expander Interface

Multiple 8243's can be connected to the PORT 2 interface. In normal operation, only one of the 8243's would be active at the time an Input or Output command is executed. The upper half of PORT 2 is used to provide chip select signals to the 8243's. Figure 2-21 shows how four 8243's could be connected. Soft-

ware is needed to select and set the proper PORT 2 pin before an INPUT or OUTPUT command to PORTS 4-7 is executed. In general, the software overhead required is very minor compared to the added flexibility of having a large number of I/O pins available.




Figure 2-21. Multiple 8243 Expansion




Figure 2-20. 8243 Expander Interface

annected to the PORT 2 intion, only one of the 8248's ne an Input or Output comoper half of PORT 2 is used sals to the 8243's. Figure 2s could be connected. Soft-

ware is needed to select and set the propert FC 15 2 pin before an INPUT to QUITFU, common if to PORTS 4-7 is executed in general, the subscript overhead required is very minor compared to the added flexibility of hext g a large number ( 100 pins evaluate).





Figure 2-21. Multiple 9243 Expansion

CHAPTER 3 INSTRUCTION SET



CHAPTER 3 INSTRUCTION SET



# CHAPTER 3 INSTRUCTION SET

The UPI-41A Instruction Set is opcode-compatible with the MCS-48 set except for the elimination of external program and data memory instructions and the addition of the data bus buffer instructions. It is very straightforward and efficient in its use of program memory. All instructions are either 1 or 2 bytes in length (over 70% are only 1 byte long) and over half of the instructions execute in one machine cycle. The remainder require only two cycles and include Branch, Immediate, and I/O operations.

The UPI-41A Instruction Set efficiently handles the single-bit operations required in control applications. Special instructions allow port bits to be set or cleared individually. Also, any accumulator bit can be directly tested via conditional branch instructions. Additional instructions are included to simplify loop counters, table look-up routines and N-way branch routines.

The UPI-41A Microcomputer handles arithmetic operations in both binary and BCD for efficient interface to peripherals such as keyboards and displays.

The instruction set can be divided into the following groups:

- Data Moves
- Accumulator Operations
- Flags
- Register Operations
- Branch Instructions
- Control
- Timer Operations
- Subroutines
- Input/Output Instructions

#### Data Moves (See Instruction Summary)

The 8-bit accumulator is the control point for all data transfers within the UPI-41A. Data can be transferred between the 8 registers of each working register bank and the accumulator directly (i.e., with a source or destination register specified by 3 bits in the instruction). The remaining locations in the RAM array are addressed either by R<sub>0</sub> or R<sub>1</sub> of the active register bank. Transfers to and from RAM require one cycle.

Constants stored in Program Memory can be loaded directly into the accumulator or the eight working registers. Data can also be transferred directly between the accumulator and the on-board timer/counter, the Status Register (STS), or the Program Status Word (PSW). Transfers to the STS register alter bits 4-7 only. Transfers to the PSW alter ma-

chine status accordingly and provide a means of restoring status after an interrupt or of altering the stack pointer if necessary.

#### **Accumulator Operations**

Immediate data, data memory, or the working registers can be added (with or without carry) to the accumulator. These sources can also be ANDed, ORed, or exclusive ORed to the accumulator. Data may be moved to or from the accumulator and working registers or data memory. The two values can also be exchanged in a single operation.

The lower 4 bits of the accumulator can be exchanged with the lower 4 bits of any of the internal RAM locations. This operation, along with an instruction which swaps the upper and lower 4-bit halves of the accumulator, provides easy handling of BCD numbers and other 4-bit quantities. To facilitate BCD arithmetic a Decimal Adjust instruction is also included. This instruction is used to correct the result of the binary addition of two 2-digit BCD numbers. Performing a decimal adjust on the result in the accumulator produces the desired BCD result.

The accumulator can be incremented, decremented, cleared, or complemented and can be rotated left or right 1 bit at a time with or without carry.

A subtract operation can be easily implemented in UPI-41A software using three single-byte, single-cycle instructions. A value can be subtracted from the accumulator by using the following instructions:

- Complement the accumulator
- · Add the value to the accumulator
- Complement the accumulator

#### **Flags**

There are four user accessible flags:

- Carry
- Auxiliary Carry
- Fo
- F<sub>1</sub>

The Carry flag indicates overflow of the accumulator, while the Auxiliary Carry flag indicates overflow between BCD digits and is used during decimal adjust operations. Both Carry and Auxiliary Carry are part of the Program Status Word (PSW) and are stored in the stack during subroutine calls. The  $F_0$  and  $F_1$  flags are general-purpose flags which can be cleared or complemented by UPI instructions.  $F_0$  is accessible via the Program Status Word and is stored in the stack with the Carry flags.  $F_1$  reflects the condition of the  $A_0$  line, and caution must be used when setting or clearing it.

....... operations

The working registers can be accessed via the accumulator as explained above, or they can be loaded with immediate data constants from program memory. In addition, they can be incremented or decremented directly, or they can be used as loop counters as explained in the section on branch instructions.

Additional Data Memory locations can be accessed with indirect instructions via R<sub>0</sub> and R<sub>1</sub>.

#### **Branch Instructions**

The UPI-41A Instruction Set includes 17 jump instructions. The unconditional jump instruction allows jumps anywhere in the 1K words of program memory. All other jump instructions are limited to the current page (256 words) of program memory.

Conditional jump instructions can test the following inputs and machine flags:

- TEST 0 input pin
- TEST 1 input pin
- Input Buffer Full flag
- Output Buffer Full flag
- Timer flag
- Accumulator zero
- Accumulator bit
- Carry flag
- Fo flag
- F<sub>1</sub> flag

The conditions tested by these instructions are the instantaneous values at the time the conditional jump instruction is executed. For instance, the jump on accumulator zero instruction tests the accumulator itself, not an intermediate flag.

The decrement register and jump if not zero (DJNZ) instruction combines decrement and branch operations in a single instruction which is useful in implementing a loop counter. This instruction can designate any of the 8 working registers as a counter and can effect a branch to any address within the current page of execution.

A special indirect jump instruction (JMPP @A) allows the program to be vectored to any one of several different locations based on the contents of the accumulator. The contents of the accumulator point to a location in program memory which contains the jump address. As an example, this instruction could be used to vector to any one of several routines based on an ASCII character which has been loaded into the accumulator. In this way, ASCII inputs can be used to initiate various routines.

#### CONTROL

The UPI-41A Instruction Set has six instructions for control of the DMA, interrupts, and selection of working register banks.

The UPI-41A provides two instructions for control of the external microcomputer system. IBF and OBF flags can be routed to PORT 2 allowing interrupts of the external processor. DMA handshaking signals can also be enabled using lines from PORT 2.

The IBF interrupt can be enabled and disabled using two instructions. Also, the interrupt is automatically disabled following a RESET input or during an interrupt service routine.

The working register bank switch instructions allow the programmer to immediately substitute a second 8 register bank for the one in use. This effectively provides either 16 working registers or the means for quickly saving the contents of the first 8 registers in response to an interrupt. The user has the option of switching register banks when an interrupt occurs. However, if the banks are switched, the original bank will automatically be restored upon execution of a return and restore status (RETR) instruction at the end of the interrupt service routine.

#### Timer

The 8-bit on-board timer/counter can be loaded or read via the accumulator while the counter is stopped or while counting.

The counter can be started as a timer with an internal clock source or as an event counter or timer with an external clock applied to the TEST 1 pin. The instruction executed determines which clock source is used. A single instruction stops the counter whether it is operating with an internal or an external clock source. In addition, two instructions allow the timer interrupt to be enabled or disabled.

#### **Subroutines**

Subroutines are entered by executing a call instruction. Calls can be made to any address in the 1K word program memory. Two separate return instructions determine whether or not status (i.e., the upper 4 bits of the PSW) is restored upon return from a subroutine.

#### Input/Output Instructions

Two 8-bit data bus buffer registers (DBBIN and DBBOUT) and an 8-bit status register (STS) enable the UPI-41A universal peripheral interface to communicate with the external microcomputer system. Data can be INputted from the DBBIN register to

the accumulator. Data can be OUTputted from the accumulator to the DBBOUT register.

The STS register contains four user-definable bits  $(ST_4-ST_7)$  plus four reserved status bits (IBF, OBF,  $F_0$ , and  $F_1$ ). The user-definable bits are set from the accumulator.

The UPI-41A peripheral interface has two 8-bit static I/O ports which can be loaded to and from the accumulator. Outputs are statically latched but inputs to the ports are sampled at the time an IN instruction is executed. In addition, immediate data from program memory can be ANDed and ORed directly to PORTS 1 and 2 with the result remaining on the port. This allows "masks" stored in program memory to be used to set or reset individual bits on the I/O ports. PORTS 1 and 2 are configured to allow input on a given pin by first writing a "1" to the pin.

Four additional 4-bit ports are available through the 8243 I/O expander device. The 8243 interfaces to the UPI-41A peripheral interface via four PORT 2 lines which form an expander bus. The 8243 ports have their own AND and OR instructions like the onboard ports, as well as move instructions to transfer data in or out. The expander AND or OR instructions, however, combine the contents of the accumulator with the selected port rather than with immediate data as is done with the on-board ports.

#### **Instruction Set Description**

The following section provides a detailed description of each UPI instruction and illustrates how the instructions are used.

For further information about programming the UPI, consult the 8048/8041A Assembly Language Manual.

Table 3-1. Symbols and Abbreviations Used

Symbol	A Jugano Definition
A	Accumulator
C	Carry
DBBIN	Data Bus Buffer Input
DBBOUT	Data Bus Buffer Output
Fo, F1	FLAG 0, FLAG 1 (C/D flag)
I	Interrupt
P	Mnemonic for "in-page" operation
PC	Program Counter
Pp	Port designator ( $p = 1, 2, or 4-7$ )
PSW	Program Status Word
Rr	Register designator (r = 0-7)
SP	Stack Pointer
STS	Status register
T	Timer
TF	Timer Flag
T <sub>0</sub> , T <sub>1</sub>	TEST 0, TEST 1
#	Immediate data prefix
@	Indirect address prefix
(())	Double parentheses show the effect of @,
redition Oly	that is, @RO is shown as ((RO)).
()	Contents of

Table 3-2. Instruction Set Summary

Mnemonic Accumulator		Operation Description	Bytes	Cycles
		anni I afadaban AMines	Tados I	
ADD	A,Rr	Add register to A	Inden 1	1
ADD	A,@Rr	Add data memory to A	Laddaskii 1	1
ADD	A,#data	Add immediate to A		2
ADDC	A,Rr	Add register to A with carry	ar malak 1	1
ADDC	A,@Rr	Add data memory to A with carry		1
ADDC	A,#data	Add immediate to A with carry	The second secon	2
ANL	A,Rr	And register to A	1	1
ANL	A,@Rr	And data memory to A	1	1
ANL	A,#data	And immediate to A	nemeroni 2	2
ORL	A,Rr	Or register to A	1 Incremen	1
ORL	A,@Rr	Or data memory to A	omenaed 1	1
ORL	A,#data	Or immediate to A	2	2
XRL	A,Rr	Exclusive Or register to A	1	1
XRL	A,@Rr	Exclusive Or data memory to A	1	1
XRL	A,#data	Exclusive Or immediate to A	2	2
INC	A	Increment A	a diplem 1	1
DEC	A	Decrement A	1	<b>₩</b>
CLR	A	Clear A	so see 1	1
CPL	A	Complement A	4	1
DA	A	Decimal Adjust A	4	1
SWAP	A	Swap nibbles of A	4	1
RL	A	Rotate A left	T ( 1	1 9
RLC	A	Rotate A left through carry	no learning	1
RR	A	Rotate A right	1	1
RRC	A	Rotate A right through carry	1	1

Table 3-2. Instruction Set Summary (Con't.)

Mnemonic	Operation Description	Bytes	Cycles	
INPUT/OUTPUT	r-definable bits instructions are used	sau tuot ar	a degan	
IN A,Pp OUTL Pp,A ANL Pp,#data ORL Pp,#data IN A,DBB OUT DBB,A MOV STS,A MOVD A,Pp MOVD Pp,A ANLD Pp,A ORLD Pp,A	Input port to A Output A to port And immediate to port Or immediate to port Input DBB to A, clear IBF Output A to DBB, Set OBF A4-A7 to bits 4-7 of status Input Expander port to A Output A to Expander port And A to Expander port Or A to Expander port	2 2 1 1 1 1	2 2 2 2 1 1 1 1 2 2 2 2	
DATA MOVES	VIII DE CHINESE AND LES CONTROLLES DE CONTRO	EAST THE LEVEL OF	Transié .	
MOV A,Rr MOV A,@Rr MOV A,#data MOV Rr,A MOV @Rr,A MOV @Rr,#data MOV @Rr,#data MOV A,PSW MOV A,Rr XCH A,Rr XCH A,@Rr XCHD A,@Rr MOVP A,@A MOVP3 A,@A	Move register to A Move data memory to A Move immediate to A Move A to register Move A to data memory Move immediate to register Move immediate to data memory Move PSW to A Move A to PSW Exchange A and registers Exchange A and registers Exchange digit of A and register Move to A from current page Move to A from Page 3		1 1 2 1 1 1 2 2 2 1 1 1 1 1 1 2 2 2 2 2	
TIMER/COUNTER	Read Timer/Counter Load Timer/Counter Start Timer Start Counter Stop Timer/Counter Enable Timer/Counter Interrupt Disable Timer/Counter Interrupt	treamon a ser stream to the tream to the tre	1 1 1 1 1 1	
CONTROL				
EN DMA EN I DIS I EN FLAGS SEL RB0 SEL RB1 NOP	Enable DMA Handshake Lines Enable IBF interrupt Disable IBF interrupt Enable Master Interrupts Select register bank 0 Select register bank 1 No Operation	1 55A 1 55A 1 55A 1 55A 1	1 1 1 1 1 1 1	
REGISTERS	A of Danish and	Ditt.A.		
INC Rr INC @Rr DEC Rr	Increment register Increment data memory Decrement register	1 1 1	1 1 1	
SUBROUTINE CALL addr RET RETR	Jump to subroutine Return Return and restore status	2 1 1	2 2 2	
CLR C CPL C CLR F0 CPL F0 CPL F1 CPL F1	Clear Carry Complement Carry Clear Flag 0 Complement Flag 0 Clear F <sub>1</sub> Flag Complement Flag	1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1	

Table 3-2. Instruction Set Summary (Con't.)

Mne	emonic	Operation Description	Bytes	Cycles
BR	RANCH			
JMP	addr	Jump unconditional	2	2
JMPP	@A	Jump indirect	aton Carry is	2
DJNZ	Rr,addr	Decrement register and jump on non-zero	(0) + (2) -	2
JC	addr	Jump on Carry=1	2	2
JNC	addr	Jump on Carry=0	2	2
JZ	addr	Jump on A Zero	2	2
JNZ	addr	Jump on A not Zero	2	2
JT0	addr	Jump on T <sub>0</sub> =1	2	2
JNT0	addr	Jump on $T_0=0$	1 at a 2 2 1	2
JT1	addr	Jump on $T_1=1$	2	2
JNT1	addr	Jump on T <sub>1</sub> =0	2	2
JF0	addr	Jump on F <sub>0</sub> Flag=1	2	2
JF1	addr	Jump on F <sub>1</sub> Flag=1	2	2
JTF	addr	Jump on Timer Flag=1	2	2
JNIBF	addr	Jump on IBF Flag=0	2	2
JOBF	addr	Jump on OBF Flag=1	2	2
JBb	addr	Jump on Accumulator Bit	2	2

#### **ALPHABETIC LISTING**

## ADD A,Rr Add Register Contents to Accumulator

Opcode: 0 1 1 0 1 r2 r1 r0

The contents of register 'r' are added to the accumulator. Carry is affected.

 $(A) \leftarrow (A) + (Rr)$ 

r=0-7

Example: ADDREG: ADD A,R6

;ADD REG 6 CONTENTS

;TO ACC

#### ADD A,@Rr Add Data Memory Contents to Accumulator

Opcode: 0 1 1 0 0 0 0 r

The contents of the standard data memory location addressed by register 'r' bits 0-5 are added to the

accumulator. Carry is affected.

 $(A) \leftarrow (A) + ((Rr))$  r=0-1

Example: ADDM: MOV RO,#47 ;MOVE 47 DECIMAL TO REG 0

ADD A, @ RO ;ADD VALUE OF LOCATION

;47 TO ACC

## ADD A,#data Add Immediate Data to Accumulator

Opcode: 0 0 0 0 0 1 1 • d<sub>7</sub> d<sub>6</sub> d<sub>5</sub> d<sub>4</sub> d<sub>3</sub> d<sub>2</sub> d<sub>1</sub> d<sub>0</sub>

This is a 2-cycle instruction. The specified data is added to the accumulator. Carry is affected.

(A) ← (A) + data

Example: ADDID: ADD A,#ADDER ;ADD VALUE OF SYMBOL ;'ADDER' TO ACC

#### ADDC A.Rr Add Carry and Register Contents to Accumulator Opcode: 1 r2 r1 r0 The content of the carry bit is added to accumulator location 0. The contents of register 'r' are then added to the accumulator. Carry is affected. $(A) \leftarrow (A) + (Rr) + (C)$ r=0-7 Example: ADDRGC: ADDC A,R4 ;ADD CARRY AND REG 4 CONTENTS TO ACC ADDC A,@Rr Add Carry and Data Memory Contents to Accumulator Opcode: 0 0 0 r The content of the carry bit is added to accumulator location 0. Then the contents of the standard data memory location addressed by register 'r' bits 0-5 are added to the accumulator. Carry is affected. $(A) \leftarrow (A) + ((Rr)) + (C)$ r = 0 - 1Example: ADDMC: MOV R1,#40 ;MOV '40' DEC TO REG 1 ADDC A, @R1 :ADD CARRY AND LOCATION 40 **:CONTENTS TO ACC** ADDC A,#data Add Carry and Immediate Data to Accumulator d7 d6 d5 d4 d3 d2 d1 d0 Opcode: 0 0 1 1 This is a 2-cycle instruction. The content of the carry bit is added to accumulator location 0. Then the specified data is added to the accumulator. Carry is affected. $(A) \leftarrow (A) + data + (C)$ Example: ADDC A, #255 ;ADD CARRY AND '225' DEC :TO ACC **Logical AND Accumulator With Register Mask** ANL A,Rr Opcode: 1 0 1 r2 r1 r0 Data in the accumulator is logically ANDed with the mask contained in working register 'r'. (A) ← (A) AND (Rr) r = 0 - 7Example: ANDREG: ANL A,R3 ; 'AND' ACC CONTENTS WITH MASK :MASK IN REG 3 ANL A,@Rr Logical AND Accumulator With Memory Mask Opcode: 0 1 0 1 0 0 0 r Data in the accumulator is logically ANDed with the mask contained in the data memory location referenced by register 'r', bits 0-5. (A) ← (A) AND ((Rr)) r = 0 - 1Example: ANDDM: MOV RO, #0FFH ;MOVE 'FF' HEX TO REG 0 ;'AND' ACC CONTENTS WITH ANL A, #OAFH ;MASK IN LOCATION 63

#### ANL A.#data Logical AND Accumulator With Immediate Mask Opcode: 0 0 1 1 d7 d6 d5 d4 d3 d2 d1 d0 This is a 2-cycle instruction. Data in the accumulator is logically ANDed with an immediately-specified mask. (A) - (A) AND data Example: ANDID: ANL A, #OAFH :'AND' ACC CONTENTS :WITH MASK 10101111 ANL A, #3+X/Y ;'AND' ACC CONTENTS :WITH VALUE OF EXP :'3+X/Y' ANL Pp,#data Logical AND Port 1-2 With Immediate Mask Opcode: 1 0 p1 p0 d7 d6 d5 d4 d3 d2 d1 d0 This is a 2-cycle instruction. Data on port 'p' is logically ANDed with an immediately-specified mask. (Pp) ← (Pp) AND data p = 1 - 2Note: Bits 0-1 of the opcode are used to represent PORT 1 and PORT 2. If you are coding in binary rather than assembly language, the mapping is as follows: Bits p0 Port p1 0 0 X 0 0 2 X Example: ANDP2: ANL P2, #OF0H ;'AND' PORT 2 CONTENTS :WITH MASK 'FO' HEX (CLEAR P20-23) ANLD Pp,A Logical AND Port 4-7 With Accumulator Mask Opcode: 0 0 1 P1 P0 This is a 2-cycle instruction. Data on port 'p' on the 8243 expander is logically ANDed with the digit mask contained in accumulator bits 0-3. (Pp) ← (Pp) AND (A0-3) p = 4 - 7The mapping of Port 'p' to opcode bits p<sub>1</sub>,p<sub>0</sub> is as follows: Note:

;'AND' PORT 4 CONTENTS ;WITH ACC BITS 0-3

Port

4

5

PO

0

0

0

ANDP4: ANLD P4,A

Example:

## CALL address Subroutine Call Opcode: 0 ag ag 1 0 1 0 0 • a7 a6 a5 a4 a3 a2 a1 a0 This is a 2-cycle instruction. The program counter and PSW bits 4-7 are saved in the stack. The stack pointer (PSW bits 0-2) is updated. Program control is then passed to the location specified by 'address'. Execution continues at the instruction following the CALL upon return from the subroutine. $((SP)) \leftarrow (PC), (PSW_{4-7})$ (SP) ← (SP) + 1 $(PC_{8-9}) \leftarrow (addr_{8-9})$ $(PC_{0-7}) \leftarrow (addr_{0-7})$ Add three groups of two numbers. Put subtotals in locations 50, 51 and total in location 52. Example: MOV RO, #50 ;MOVE '50' DEC TO ADDRESS ;REG 0 BEGADD: MOV A,R1 :MOVE CONTENTS OF REG 1 :TO ACC ADD A,R2 ;ADD REG 2 TO ACC ;CALL SUBROUTINE 'SUBTOT' CALL SUBTOT ADD A.R3 :ADD REG 3 TO ACC ADD A,R4 ;ADD REG 4 TO ACC CALL SUBTOT ;CALL SUBROUTINE 'SUBTOT' ADD A.R5 ;ADD REG 5 TO ACC ADD A,R6 ;ADD REG 6 TO ACC CALL SUBTOT ;CALL SUBROUTINE 'SUBTOT' SUBTOT: MOV @RO,A :MOVE CONTENTS OF ACC TO :LOCATION ADDRESSED BY :REG 0 INC RO :INCREMENT REG 0 RET RETURN TO MAIN PROGRAM CLR A Clear Accumulator 0 1 1 1 Opcode: 0 0 1 0 The contents of the accumulator are cleared to zero. (A) ← 00H CLR C Clear Carry Bit Opcode: 0 1 1 1 During normal program execution, the carry bit can be set to one by the ADD, ADDC, RLC, CPLC, RRC, and DAA instructions. This instruction resets the carry bit to zero. $(C) \leftarrow 0$ CLR F1 Clear Flag 1 Opcode: 1 0 1 0 0 1 0 1 The F<sub>1</sub> flag is cleared to zero. $(F_1) \leftarrow 0$

## CLR FO Clear Flag 0 1 0 0 0 0 1 0 1 Opcode: Flag 0 is cleared to zero. (F<sub>0</sub>) ← 0 CPL A Complement Accumulator Opcode: 0 0 1 1 0 1 1 1 The contents of the accumulator are complemented. This is strictly a one's complement. Each one is changed to zero and vice-versa. (A) ← NOT (A) Assume accumulator contains 01101010. Example: CPLA: CPL A ;ACC CONTENTS ARE COMPLE-:MENTED TO 10010101 CPL C Complement Carry Bit Opcode: 1 0 1 0 0 1 1 1 The setting of the carry bit is complemented; one is changed to zero, and zero is changed to one. (C) ← NOT (C) Example: Set C to one; current setting is unknown. ;C IS CLEARED TO ZERO CT01: CLR C CPL C ;C IS SET TO ONE CPL F0 Complement Flag 0 1 0 0 1 0 1 0 1 Opcode: The setting of Flag 0 is complemented; one is changed to zero, and zero is changed to one. Fo - NOT (FO) CPL F1 Complement Flag 1 Opcode: 1 0 1 1 0 1 0 1 The setting of the F<sub>1</sub> Flag is complemented; one is changed to zero, and zero is changed to one. $(F_1) \leftarrow NOT (F_1)$

Opcode: 0 1 0 1 0 1 1 1

The 8-bit accumulator value is adjusted to form two 4-bit Binary Coded Decimal (BCD) digits following the binary addition of BCD numbers. The carry bit C is affected. If the contents of bits 0-3 are greater than nine, or if AC is one, the accumulator is incremented by six.

The four high-order bits are then checked. If bits 4–7 exceed nine, or if C is one, these bits are increased by six. If an overflow occurs, C is set to one; otherwise, it is cleared to zero.

Example: Assume accumulator contains 9AH.

:ACC ADJUSTED TO 01H with C set DA A C AC ACC 0 0 9AH **INITIAL CONTENTS** ADD SIX TO LOW DIGIT 06H 0 A<sub>1</sub>H ADD SIX TO HIGH DIGIT 60H RESULT 0 01H

#### **DEC A Decrement Accumulator**

Opcode: 0 0 0 0 0 1 1 1

The contents of the accumulator are decremented by one.

 $(A) \leftarrow (A) - 1$ 

**Example:** Decrement contents of data memory location 63.

MOV RO, #3FH ; MOVE '3F' HEX TO REG 0

MOV A, @ RO ; MOVE CONTENTS OF LOCATION 63

;TO ACC

DEC A ;DECREMENT ACC

MOV @RO,A ; MOVE CONTENTS OF ACC TO

;LOCATION 63

#### **DEC Rr** Decrement Register

Opcode: 1 1 0 0 1 r2 r1 r0

The contents of working register 'r' are decremented by one.

(Rr) ← (Rr) − 1

r = 0 - 7

Example: DECR1: DEC R1 ;DECREMENT ADDRESS REG 1

#### DIS I Disable IBF Interrupt

Opcode: 0 0 0 1 0 1 0 1

The input Buffer Full interrupt is disabled. The interrupt sequence is not initiated by  $\overline{WR}$  and  $\overline{CS}$ , however, an IBF interrupt request is latched and remains pending until an EN I (enable IBF interrupt) instruction is executed.

Note: The IBF flag is set and cleared independent of the IBF interrupt request so that handshaking protocol can

continue normally.

## DIS TCNTI Disable Timer/Counter Interrupt Opcode: 0 0 1 1 0 1 0 1 The timer/counter interrupt is disabled. Any pending timer interrupt request is cleared. The interrupt sequence is not initiated by an overflow, but the timer flag is set and time accumulation continues. DJNZ Rr. address Decrement Register and Test 1 r2 r1 r0 a7 a6 a5 a4 a3 a2 a1 a0 Opcode: This is a 2-cycle instruction. Register 'r' is decremented and tested for zero. If the register contains all zeros, program control falls through to the next instruction. If the register contents are not zero, control jumps to the specified address within the current page. $(Rr) \leftarrow (Rr) - 1$ If $R \neq 0$ , then; $(PC_{0-7}) \leftarrow addr$ Note: A 10-bit address specification does not cause an error if the DJNZ instruction and the jump target are on the same page. If the DJNZ instruction begins in location 255 of a page, it will jump to a target address on the following page. Otherwise, it is limited to a jump within the current page. Example: Increment values in data memory locations 50-54. MOV RO. #50 :MOVE '50' DEC TO ADDRESS ;REG 0 MOV R3.#05 :MOVE '5' DEC TO COUNTER :REG 3 INCRT: INC @RO :INCREMENT CONTENTS OF :LOCATION ADDRESSED BY :REG 0 INC RO :INCREMENT ADDRESS IN REG 0 DJNZ R3,INCRT ;DECREMENT REG 3-JUMP TO :'INCRT' IF REG 3 NONZERO NEXT--; 'NEXT' ROUTINE EXECUTED ;IF R3 IS ZERO

#### EN DMA Enable DMA Handshake Lines

Opcode:	1	1	1	0	0	1	0	1

DMA handshaking is enabled using  $P_{26}$  as DMA request (DRQ) and  $P_{27}$  as DMA acknowledge (DACK). The DACK line forces  $\overline{CS}$  and  $A_0$  low internally and clears DRQ.

#### **EN FLAGS** Enable Master Interrupts

Opcode:	1	1	1	1	0	1	0	1
opeode.					0		0	1017

The Output Buffer Full (OBF) and the Input Buffer Full (IBF) flags (IBF is inverted) are routed to  $P_{24}$  and  $P_{25}$ . For proper operation, a "1" should be written to  $P_{25}$  and  $P_{24}$  before the EN FLAGS instruction. A "0" written to  $P_{24}$  or  $P_{25}$  disables the pin.

## EN I Enable IBF Interrupt Opcode: 0 0 0 0 0 1 0 1 The Input Buffer Full interrupt is enabled. A low signal on WR and CS initiates the interrupt sequence. **EN TCNTI** Enable Timer/Counter Interrupt 0 0 1 0 0 1 0 1 Opcode: The timer/counter interrupt is enabled. An overflow of this register initiates the interrupt sequence. IN A,DBB Input Data Bus Buffer Contents to Accumulator Opcode: 0 0 1 0 0 0 1 0 Data in the DBBIN register is transferred to the accumulator and the Input Buffer Full (IBF) flag is set to zero. (A) ← (DBB) (IBF) - 0 INDBB: IN A,DBB Example: INPUT DBBIN CONTENTS TO ;ACCUMULATOR IN A,Pp Input Port 1-2 Data to Accumulator 1 0 P1 P0 Opcode: 0 0 0 0 This is a 2-cycle instruction. Data present on port 'p' is transferred (read) to the accumulator. (A) ← (Pp) p=1-2 (see ANL instruction) Example: INP12: IN A,P1 INPUT PORT 1 CONTENTS ;TO ACC MOVE ACC CONTENTS TO MOV R6,A :REG 6 INPUT PORT 2 CONTENTS IN A,P2 :TO ACC MOV R7,A :MOVE ACC CONTENTS TO REG 7 INC A Increment Accumulator Opcode: 0 1 1 1 The contents of the accumulator are incremented by one. $(A) \leftarrow (A) + 1$ Example: Increment contents of location 10 in data memory. INCA: MOV RO,#10 ;MOV '10' DEC TO ADDRESS :REG 0 MOV A, @RO MOVE CONTENTS OF LOCATION ;10 TO ACC

:MOVE ACC CONTENTS TO

INCREMENT ACC

:LOCATION 10

INC A

MOV @RO,A

#### INC Rr Increment Register Opcode: 1 r2 r1 r0 The contents of working register 'r' are incremented by one. $(Rr) \leftarrow (Rr) + 1$ r = 0 - 7Example: INCRO: INC RO INCREMENT ADDRESS REG 0 INC @Rr Increment Data Memory Location Opcode: 0 0 0 1 0 0 0 r The contents of the resident data memory location addressed by register 'r' bits 0-5 are incremented by Example: INCDM: MOV R1,#OFFH :MOVE ONES TO REG 1 INC @R1 ;INCREMENT LOCATION 63 JBb address Jump If Accumulator Bit is Set Opcode: 0 0 1 0 a7 a6 a5 a4 a3 a2 a1 a0 This is a 2-cycle instruction. Control passes to the specified address if accumulator bit 'b' is set to one. if b=1 $(PC_{0-7}) \leftarrow addr$ $(PC) \leftarrow (PC) + 2$ if b=0;JUMP TO 'NEXT' ROUTINE Example: JB4IS1: JB4 NEXT :IF ACC BIT 4=1 JC address Jump If Carry Is Set 1 1 1 1 0 1 1 0 • | a7 a6 a5 a4 a3 a2 a1 a0 Opcode: This is a 2-cycle instruction. Control passes to the specified address if the carry bit is set to one. if C=1 $(PC_{0-7}) \leftarrow addr$ $(PC) \leftarrow (PC) + 2$ if C=0 Example: JC1: JC OVERFLOW :JUMP TO 'OVFLOW' ROUTINE IF C=1 JF0 address Jump If Flag 0 is Set 1 0 1 1 0 1 1 0 • | a7 a6 a5 a4 | a3 a2 a1 a0 Opcode: This is a 2-cycle instruction. Control passes to the specified address if flag 0 is set to one. $(PC_{0-7}) \leftarrow addr$ if $F_0 = 1$ Example: JF0IS1: JF0 TOTAL ;JUMP TO 'TOTAL' ROUTINE ;IF F0=1

## JF1 address Jump If C/D Flag (F1) Is Set 0 1 1 1 0 1 1 0 • | a7 a6 a5 a4 | a3 a2 a1 a0 Opcode: This is a 2-cycle instruction. Control passes to the specified address if the C/D flag (F<sub>1</sub>) is set to one. $(PC_{0-7}) \leftarrow addr$ if F<sub>1</sub>=1 ;JUMP TO 'FILBUF' JF 1IS1: JF1 FILBUF Example: ;ROUTINE IF F<sub>1</sub>=1 JMP address Direct Jump Within 1K Block Opcode: a10 a9 a8 0 0 1 0 0 · a7 a6 a5 a4 a3 a2 a1 a0 This is a 2-cycle instruction. Bits 0-9 of the program counter are replaced with the directly-specified (PC<sub>8</sub>-9) ← addr 8-9 $(PC_{0-7}) \leftarrow addr 0-7$ Example: JMP SUBTOT ;JUMP TO SUBROUTINE 'SUBTOT' JMP \$-6 JUMP TO INSTRUCTION SIX LOCATIONS :BEFORE CURRENT LOCATION ;JUMP TO ADDRESS '2F' HEX JMP 2FH JMPP @A Indirect Jump Within Page Opcode: 1 0 1 1 0 0 1 1 This is a 2-cycle instruction. The contents of the program memory location pointed to by the accumulator are substituted for the 'page' portion of the program counter (PC 0-7). $(PC_{0-7}) \leftarrow ((A))$ Example: Assume accumulator contains OFH JMPPAG: JMPP @A ;JMP TO ADDRESS STORED IN ;LOCATION 15 IN CURRENT PAGE JNC address Jump If Carry Is Not Set 1 1 1 0 0 1 1 0 • | a7 a6 a5 a4 | a3 a2 a1 a0 Opcode: This is a 2-cycle instruction. Control passes to the specified address if the carry bit is not set, that is, equals (PC<sub>0-7</sub>) ← addr if C=0 JCO: JNC NOVFLO ;JUMP TO 'NOVFLO' ROUTINE Example: :IF C=0 JNIBF address Jump If Input Buffer Full Flag Is Low 1 1 0 1 0 1 1 0 • | a7 a6 a5 a4 | a3 a2 a1 a0 Opcode: This is a 2-cycle instruction. Control passes to the specified address if the Input Buffer Full flag is low (IBF=0). (PC<sub>0-7</sub>) ← addr if IBF=0 LOC 3:JNIBF LOC 3 ;JUMP TO SELF IF IBF=0 Example: **:OTHERWISE CONTINUE**

1 U | U | 1 1 U | • | a7 a6 a5 a4 | a3 a2 a1 a0 upcode: This is a 2-cycle instruction. Control passes to the specified address, if the TEST 0 signal is low. Pin is sampled during SYNC.  $(PC_{0-7}) \leftarrow addr$ if To=0 JTOLOW: JNTO 60 **;JUMP TO LOCATION 60 DEC** Example:  $;IF T_0 = 0$ JNT1 address Jump If TEST 1 Is Low Opcode: 0 1 1 0 a7 a6 a5 a4 a3 a2 a1 a0 This is a 2-cycle instruction. Control passes to the specified address if the TEST 1 signal is low. Pin is sampled during SYNC.  $(PC_{0-7}) \leftarrow addr$ if  $T_1=0$ JT1LOW: JNT1 OBBH ;JUMP TO LOCATION 'BB' HEX Example:  $;IFT_{1}=0$ Jump If Accumulator Is Not Zero Opcode: 0 1 1 0 a7 a6 a5 a4 a3 a2 a1 a0 This is a 2-cycle instruction. Control passes to the specified address if the accumulator contents are nonzero at the time this instruction is executed.  $(PC_{0-7}) \leftarrow addr$ if  $A \neq 0$ ;JUMP TO LOCATION 'AB' HEX Example: JACCNO: JNZ OABH ;IF ACC VALUE IS NONZERO JOBF Address Jump If Output Buffer Full Flag Is Set Opcode: 0 0 1 1 0 • a7 a6 a5 a4 a3 a2 a1 a0 This is a 2-cycle instruction. Control passes to the specified address if the Output Buffer Full (OBF) flag is set (=1) at the time this instruction is executed.  $(PC_{0-7}) \leftarrow addr$ if OBF=1 Example: JOBFHI: JOBF OAAH ;JUMP TO LOCATION 'AA' HEX :IF OBF=1 JTF address Jump If Timer Flag Is Set Opcode: 0 1 1 0 a7 a6 a5 a4 a3 a2 a1 a0 This is a 2-cycle instruction. Control passes to the specified address if the timer flag is set to one, that is, the timer/counter register overflows to zero. The timer flag is cleared upon execution of this instruction. (This overflow initiates an interrupt service sequence if the timer-overflow interrupt is enabled.)  $(PC_{0-7}) \leftarrow addr$ if TF=1 Example: JTF1: JTF TIMER ;JUMP TO 'TIMER' ROUTINE

:IF TF=1

#### JTO address Jump If TEST 0 Is High Opcode: 0 1 1 0 a7 a6 a5 a4 a3 a2 a1 a0 This is a 2-cycle instruction. Control passes to the specified address if the TEST 0 signal is high (=1). Pin is sampled during SYNC. $(PC_{0-7}) \leftarrow addr$ if $T_0 = 1$ JTOHI: JTO 53 Example: **;JUMP TO LOCATION 53 DEC** ; $IF T_0 = 1$ JT1 address Jump If TEST 1 Is High 0 1 1 0 Opcode: · a7 a6 a5 a4 a3 a2 a1 a0 This is a 2-cycle instruction. Control passes to the specified address if the TEST 1 signal is high (=1). Pin is sampled during SYNC. (PC<sub>0-7</sub>) ← addr if $T_1 = 1$ JT1HI: JT1 COUNT Example: ;JUMP TO 'COUNT' ROUTINE $|F|T_1=1$ JZ address Jump If Accumulator Is Zero Opcode: 0 1 1 0 a7 a6 a5 a4 a3 a2 a1 a0 This is a 2-cycle instruction. Control passes to the specified address if the accumulator contains all zeros at the time this instruction is executed. (PC<sub>0-7</sub>) ← addr if A=0 ;JUMP TO LOCATION 'A3' HEX Example: JACCO: JZ OA3H ;IF ACC VALUE IS ZERO MOV A,#data Move Immediate Data to Accumulator Opcode: 0 0 1 1 d7 d6 d5 d4 d3 d2 d1 d0 This is a 2-cycle instruction. The 8-bit value specified by 'data' is loaded in the accumulator. (A) ← data MOV A, #OA3H ;MOV 'A3' HEX TO ACC Example: **MOV A.PSW** Move PSW Contents to Accumulator Opcode: 0 1 1 1 The contents of the program status word are moved to the accumulator. (A) ← (PSW) Example: Jump to 'RB1SET' routine if bank switch, PSW bit 4, is set. BSCHK: MOV A.PSW ;MOV PSW CONTENTS TO ACC JB4 RB1 SET ;JUMP TO 'RB1SET' IF ACC :BIT 4=1

#### Move Register Contents to Accumulator MOV A. Rr Opcode: 1 1 1 1 1 r2 r1 r0 Eight bits of data are moved from working register 'r' into the accumulator. (A) ← (Rr) r = 0 - 7Example: MAR: MOV A,R3 :MOVE CONTENTS OF REG 3 :TO ACC MOV A,@Rr **Move Data Memory Contents to Accumulator** Opcode: 1 1 1 1 0 0 0 r The contents of the data memory location addressed by bits 0-5 of register 'r' are moved to the accumulator. Register 'r' contents are unaffected. $(A) \leftarrow ((Rr))$ r=0-1 Assume R1 contains 00110110. Example: ;MOVE CONTENTS OF DATA MEM MADM: MOV A, @R1 ;LOCATION 54 TO ACC MOV A,T Move Timer/Counter Contents to Accumulator Opcode: 1 0 0 0 0 1 0 The contents of the timer/event-counter register are moved to the accumulator. The timer/event-counter is not stopped. $(A) \leftarrow (T)$ Example: Jump to "EXIT" routine when timer reaches '64', that is, when bit 6 is set—assuming initialization to zero. TIMCHK: MOV A,T MOVE TIMER CONTENTS TO ;ACC JB6 EXIT ;JUMP TO 'EXIT' IF ACC BIT MOV PSW,A Move Accumulator Contents to PSW Opcode: 1 1 0 1 0 1 1 1 The contents of the accumulator are moved into the program status word. All condition bits and the stack pointer are affected by this move. (PSW) ← (A) Example: Move up stack pointer by two memory locations, that is, increment the pointer by one. INCPTR: MOV A,PSW ;MOVE PSW CONTENTS TO ACC INC A ;INCREMENT ACC BY ONE MOV PSW, A :MOVE ACC CONTENTS TO PSW

#### Opcode: 1 0 1 0 1 r2 r1 r0 The contents of the accumulator are moved to register 'r'. $(Rr) \leftarrow (A)$ r = 0 - 7MRA MOV RO,A :MOVE CONTENTS OF ACC TO Example: :REG 0 MOV Rr.#data Move Immediate Data to Register Opcode: d7 d6 d5 d4 d3 d2 d1 d0 1 r2 r1 r0 This a 2-cycle instruction. The 8-bit value specified by 'data' is moved to register 'r'. r = 0 - 7(Rr) ← data Example: MIR4: MOV R4, #HEXTEN THE VALUE OF THE SYMBOL ; 'HEXTEN' IS MOVED INTO :REG 4 MIR5: MOV R5; #PI\*(R\*R) THE VALUE OF THE ;EXPRESSION 'PI\*(R\*R)' ;IS MOVED INTO REG 5 MIR6: MOV R6, #OADH ;'AD' HEX IS MOVED INTO ;REG 6 **Move Accumulator Contents to Data Memory** MOV @Rr,A Opcode: 1 0 1 0 0 0 0 r The contents of the accumulator are moved to the data memory location whose address is specified by bits 0-5 of register 'r'. Register 'r' contents are unaffected. $((Rr)) \leftarrow (A)$ r = 0 - 1Assume R0 contains 11000111. Example: MDMA: MOV @R,A ;MOVE CONTENTS OF ACC TO :LOCATION 7 (REG)

MOV @Rr,#data Move Immediate Data to Data Memory

Opcode: 0 0 0 r d7 d6 d5 d4 d3 d2 d1 d0 This is a 2-cycle instruction. The 8-bit value specified by 'data' is moved to the standard data memory location addressed by register 'r', bit 0-5. ((Rr)) ← data r=0-1 Example: Move the hexadecimal value AC3F to locations 62-63. MIDM: MOV RO,#62 ;MOVE '62' DEC TO ADDR REGO MOV @RO, #OACH ;MOVE 'AC' HEX TO LOCATION 62 INC RO :INCREMENT REG 0 TO '63' MOV @R0,#3FH :MOVE '3F' HEX TO LOCATION 63

#### MOV STS,A Move Accumulator Contents to STS Register Opcode: 1 0 0 1 0 0 0 0 The contents of the accumulator are moved into the status register. Only bits 4-7 are affected. (STS<sub>4-7</sub>) ← (A<sub>4-7</sub>) seems managed with a Y-0 with vivi0 more luminous and of Example: Set ST<sub>4</sub>-ST<sub>7</sub> to "1". MSTS: MOV A, #0F0H ;SET ACC MOV STS.A :MOVE TO STS MOV T.A Move Accumulator Contents to Timer/Counter Opcode: 1 1 0 0 0 1 0 The contents of the accumulator are moved to the timer/event-counter register. Example: Initialize and start event counter. INITEC: CLR A CLEAR ACC TO ZEROS MOV T.A ;MOVE ZEROS TO EVENT COUNTER STRT CNT START COUNTER MOVD A,Pp Move Port 4-7 Data to Accumulator 1 1 p1 p0 Opcode: This is a 2-cycle instruction. Data on 8243 port 'p' is moved (read) to accumulator bits 0-3. Accumulator bits 4-7 are zeroed. p = 4 - 7 $(A_{0-3}) \leftarrow Pp$ $(A_{4-7}) \leftarrow 0$ Note: Bits 0-1 of the opcode are used to represent PORTS 4-7. If you are coding in binary rather than assembly language, the mapping is as follows: Bits p<sub>1</sub> p<sub>0</sub> Port LOCATION LABELED TAR 0 0 5 6 0 :MOVE PORT 5 DATA TO ACC Example: INPPT5: MOVD A.P5 ;BITS 0-3, ZERO ACC BITS 4-7 MOVD Pp.A Move Accumulator Data to Port 4, 5, 6 and 7 Opcode: 1 1 p1 p0 This is a 2-cycle instruction. Data in accumulator bits 0-3 is moved (written) to 8243 port 'p'. Accumulator bits 4-7 are unaffected. (See NOTE above regarding port mapping.) $(Pp) \leftarrow (A_{0-3})$ Example: Move data in accumulator to ports 4 and 5. OUTP45: MOVD P4,A ;MOVE ACC BITS 0-3 TO PORT 4 SWAP A ;EXCHANGE ACC BITS 0-3 AND 4-7 MOVD P5.A :MOVE ACC BITS 0-3 TO PORT 5

#### Move Current Page Data to Accumulator MOVP A,@A 0 0 1 1 Opcode: This is a 2-cycle instruction. The contents of the program memory location addressed by the accumulator are moved to the accumulator. Only bits 0-7 of the program counter are affected, limiting the program memory reference to the current page. The program counter is restored following this operation. $(A) \leftarrow ((A))$ This is a 1-byte, 2-cycle instruction. If it appears in location 255 of a program memory page, @ A addresses Note: a location in the following page. MOV128: MOV A,#128 ;MOVE '128' DEC TO ACC Example: CONTENTS OF 129TH LOCATION MOVP A, @ A ;IN CURRENT PAGE ARE MOVED TO MOVP3 A,@A Move Page 3 Data to Accumulator 1 1 1 0 0 0 1 1 Opcode: This is a 2-cycle instruction. The contents of the program memory location within page 3, addressed by the accumulator, are moved to the accumulator. The program counter is restored following this operation. (A) ← ((A)) within page 3 Look up ASCII equivalent of hexadecimal code in table contained at the beginning of page 3. Note that ASCII Example: characters are designated by a 7-bit code; the eighth bit is always reset. ;MOVE 'B8' HEX TO ACC (10111000) TABSCH: MOV A, #OB8H ANL A, #7FH ;LOGICAL AND ACC TO MASK BIT :7 (00111000) ;MOVE CONTENTS OF LOCATION MOVP3, A, @ A ;'38' HEX IN PAGE 3 TO ACC ;(ASCII '8') Access contents of location in page 3 labelled TAB1. Assume current program location is not in page 3. TABSCH: MOV A, #TAB1 ;ISOLATE BITS 0-7 OF LABEL ;ADDRESS VALUE MOVP3 A, @ A ;MOVE CONTENT OF PAGE 3 :LOCATION LABELED 'TAB1' :TO ACC NOP The NOP Instruction 0 0 0 0 0 0 Opcode: No operation is performed. Execution continues with the following instruction. ORL A,Rr Logical OR Accumulator With Register Mask Opcode: 0 1 0 1 r2 r1 r0 Data in the accumulator is logically ORed with the mask contained in working register 'r'. (A) ← (A) OR (Rr) r = 0 - 7Example: ORREG: ORL A,R4 ; 'OR' ACC CONTENTS WITH ;MASK IN REG 4

#### ORL A,@Rr Logical OR Accumulator With Memory Mask Opcode: Data in the accumulator is logically ORed with the mask contained in the data memory location referenced by register 'r', bits 0-5. (A) ← (A) OR ((Rr)) r = 0 - 1ORDM: MOVE RO, #3FH Example: ;MOVE '3F' HEX TO REG 0 ORL A, @RO "OR" ACC CONTENTS WITH MASK ;IN LOCATION 63 ORL A,#data Logical OR Accumulator With Immediate Mask 0 Opcode: 0 1 1 d7 d6 d5 d4 d3 d2 d1 d0 This is a 2-cycle instruction. Data in the accumulator is logically ORed with an immediately-specified mask. (A) ← (A) OR data Example: ORID: ORL A.#'X' :'OR' ACC CONTENTS WITH MASK ;01011000 (ASCII VALUE OF 'X') ORL Pp.#data Logical OR Port 1-2 With Immediate Mask 0 Opcode: 0 0 0 p1 p0 d7 d6 d5 d4 d3 d2 d1 d0 This is a 2-cycle instruction. Data on port 'p' is logically ORed with an immediately-specified mask. (Pp) ← (Pp) OR data p=1-2 (see OUTL instruction) Example: ORP1: ORL P1.#OFFH :'OR' PORT 1 CONTENTS WITH :MASK 'FF' HEX (SET PORT 1 'TO ALL ONES) ORLD Pp,A Logical OR Port 4-7 With Accumulator Mask Opcode: 1 1 p1 p0 This is a 2-cycle instruction. Data on 8243 port 'p' is logically ORed with the digit mask contained in accumulator bits 0-3, (Pp) (Pp) OR (A<sub>0-3</sub>) p=4-7 (See MOVD instruction) Example: ORP7: ORLD P7.A :'OR' PORT 7 CONTENTS ;WITH ACC BITS 0-3 OUT DBB.A **Output Accumulator Contents to Data Bus Buffer** 0 0 1 0 Opcode: 0 0 0 0 Contents of the accumulator are transferred to the Data Bus Buffer Output register and the Output Buffer Full (OBF) flag is set to one. (DBB) ← (A) OBF ← 1 Example: OUTDBB: OUT DBB,A **;OUTPUT THE CONTENTS OF** THE ACC TO DBBOUT

----- 10 0 1 1 1 0 P1 P0

This is a 2-cycle instruction. Data residing in the accumulator is transferred (written) to port 'p' and latched. (Pp)  $\leftarrow$  (A) P=1-2

Note:

Bits 0-1 of the opcode are used to represent PORT 1 and PORT 2. If you are coding in binary rather than assembly language, the mapping is as follows:

Bits	p1	<u>p0</u>	Port
	0	0	X
	0	1 siset	delate N
	1	0	2
	nd rb	ob ob 1sb a	X X

Example:

OUTLP: MOV A,R7
OUTL P2,A
MOV A,R6
OUTL P1,A

GOUTPUT ACC CONTENTS TO ACC
GOUTPUT ACC CONTENTS TO ACC
GOUTPUT ACC CONTENTS TO ACC
GOUTPUT ACC CONTENTS TO PORT 1

#### **RET Return Without PSW Restore**

Opcode:

1 0 0 0 0 0 1 1

This is a 2-cycle instruction. The stack pointer (PSW bits 0-2) is decremented. The program counter is then restored from the stack. PSW bits 4-7 are not restored.

(SP) ← (SP) − 1 (SP) = (SP) = (SP) (SP)

#### **RETR** Return With PSW Restore

Opcode:

1 0 0 1 0 0 1 1

This is a 2-cycle instruction. The stack pointer is decremented. The program counter and bits 4–7 of the PSW are then restored from the stack. Note that RETR should be used to return from an interrupt, but should not be used within the interrupt service routine as it signals the end of an interrupt routine.

(SP) ← (SP) – 1 (PC) ← ((SP)) (PSW<sub>4-7</sub>) ← ((SP))

## RL A Rotate Left Without Carry

Opcode: 1 1 1 0 0 1 1 1

The contents of the accumulator are rotated left one bit. Bit 7 is rotated into the bit 0 position.

 $(A_{n+1}) \leftarrow (A_n) \qquad \qquad n = 0 - 6$ 

 $(A_0) \leftarrow (A_7)$ 

Example: Assume accumulator contains 10110001.

RLNC: RL A ;NEW ACC CONTENTS ARE 01100011

## RLC A Rotate Left Through Carry

Opcode:

1 1 1 1 0 1 1 1

The contents of the accumulator are rotated left one bit. Bit 7 replaces the carry bit; the carry bit is rotated into the bit 0 position.

$$(A_{n+1}) \leftarrow (A_n)$$

$$(A_0) \leftarrow (C)$$

 $(C) \leftarrow (A7)$ 

Example:

Assume accumulator contains a 'signed' number; isolate sign without changing value.

RLTC: CLR C

CLEAR CARRY TO ZERO

RLC A

:ROTATE ACC LEFT, SIGN

;BIT (7) IS PLACED IN CARRY :ROTATE ACC RIGHT - VALUE

RR A

(BITS 0-6) IS RESTORED.

:CARRY UNCHANGED, BIT 7

;IS ZERO

#### RR A Rotate Right Without Carry

Opcode:



The contents of the accumulator are rotated right one bit. Bit 0 is rotated into the bit 7 position.

$$(A_n) \leftarrow (A_{n+1})$$

 $(A_7) \leftarrow (A_0)$ 

Example:

Assume accumulator contains 10110001.

RRNC: RRA

;NEW ACC CONTENTS ARE 11011000

#### RRC A Rotate Right Through Carry

Opcode:



The contents of the accumulator are rotated right one bit. Bit 0 replaces the carry bit; the carry bit is rotated into the bit 7 position.

$$(A_n) \leftarrow (A_{n+1})$$

$$(A_7) \leftarrow (C)$$

(C) 
$$-$$
 (A<sub>0</sub>)

Assume carry is not set and accumulator contains 10110001.

RRTC: RRCA

;CARRY IS SET AND ACC

;CONTAINS 01011000

#### SEL RBO Select Register Bank 0

Opcode:

Example:

-1	4	0	0	0	4	0	4	
		0	0	0		0	1000	

PSW BIT 4 is set to zero. References to working registers 0-7 address data memory locations 0-7. This is the recommended setting for normal program execution.

(BS) - 0

#### SEL RB1 Select Register Bank 1

Opcode:

0 1

PSW bit 4 is set to one. References to working registers 0-7 address data memory locations 24-31. This is the recommended setting for interrupt service routines, since locations 0-7 are left intact. The setting of PSW bit 4 in effect at the time of an interrupt is restored by the RETR instruction when the interrupt service routine is completed.

(BS) - 1

Example: Assume an IBF interrupt has occurred, control has passed to program memory location 3, and PSW bit 4

was zero before the interrupt.

LOC3: JMP INIT

:JUMP TO ROUTINE 'INIT'

INIT: MOV R7,A

:MOV ACC CONTENTS TO

:LOCATION 7

SEL RB1

;SELECT REG BANK 1

MOV R7, #OFAH

;MOVE 'FA' HEX TO LOCATION 31

SEL RBO

:SELECT REG BANK 0

MOV A,R7

:RESTORE ACC FROM LOCATION 7

RETR

;RETURN--RESTORE PC AND PSW

#### STOP TCNT Stop Timer/Event Counter

Opcode:

0 0 1 0 -1

This instruction is used to stop both time accumulation and event counting.

Example: Disable interrupt, but jump to interrupt routine after eight overflows and stop timer. Count overflows in

register 7.

START: DIS TCNTI CLR A

MOV T,A

;DISABLE TIMER INTERRUPT ;CLEAR ACC TO ZERO :MOV ZERO TO TIMER

MOV R7,A :MOVE ZERO TO REG 7 STRT T

START TIMER MAIN: JTF COUNT

;JUMP TO ROUTINE 'COUNT' ;IF TF=1 AND CLEAR TIMER FLAG

JMP MAIN ;CLOSE LOOP

COUNT: INC R7 INCREMENT REG 7

> MOV A,R7 :MOVE REG 7 CONTENTS TO ACC JB3 INT JUMP TO ROUTINE 'INT' IF ACC

> > ;BIT 3 IS SET (REG 7=8)

JMP MAIN ;OTHERWISE RETURN TO ROUTINE

;MAIN

INT: STOP TCNT

STOP TIMER

JMP 7H JUMP TO LOCATION 7 (TIMER

(INTERRUPT ROUTINE)

#### STRT CNT Start Event Counter 1 0 0 0 1 0 Opcode: The TEST 1 (T<sub>1</sub>) pin is enabled as the event-counter input and the counter is started. The event-counter register is incremented with each high to low transition on the T<sub>1</sub> pin. Example: Initialize and start event counter. Assume overflow is desired with first T<sub>1</sub> input. STARTC: EN TCNTI :ENABLE COUNTER INTERRUPT ;MOVE 'FF' HEX (ONES) TO MOV A, #OFFH :ACC MOV T.A :MOVE ONES TO COUNTER STRT CNT INPUT AND START STRT T Start Timer 1 0 1 Opcode: 0 1 0 0 1 Timer accumulation is initiated in the timer register. The register is incremented every 32 instruction cycles. The prescaler which counts the 32 cycles is cleared but the timer register is not. Example: Initialize and start timer. STARTT: EN TCNTI :ENABLE TIMER INTERRUPT CLR A :CLEAR ACC TO ZEROS MOV T.A :MOVE ZEROS TO TIMER STRT T START TIMER SWAP A Swap Nibbles Within Accumulator Opcode: 1 0 0 0 1 1 1 Bits 0-3 of the accumulator are swapped with bits 4-7 of the accumulator. $(A_{4-7}) \longleftrightarrow (A_{0-3})$ Pack bits 0-3 of locations 50-51 into location 50. Example: PCKDIG: MOV RO.#50 :MOVE '50' DEC TO REG 0 MOV R1,#51 :MOVE '51' DEC TO REG 1 XCHD A, @RO :EXCHANGE BIT 0-3 OF ACC ;AND LOCATION 50 SWAP A :SWAP BITS 0-3 AND 4-7 OF ACC XCHD A, @R1 ;EXCHANGE BITS 0-3 OF ACC AND ;LOCATION 51 MOV @RO,A :MOVE CONTENTS OF ACC TO :LOCATION 51 XCH A,Rr Exchange Accumulator-Register Contents Opcode: 0 0 1 0 1 r2 r1 r0 The contents of the accumulator and the contents of working register 'r' are exchanged. $(A) \longleftrightarrow (Rr)$ r = 0 - 7Example: Move PSW contents to Reg 7 without losing accumulator contents. XCHAR7: XCH A,R7 EXCHANGE CONTENTS OF REG 7 ;AND ACC MOV A.PSW ;MOVE PSW CONTENTS TO ACC XCH A,R7 :EXCHANGE CONTENTS OF REG 7 ;AND ACC AGAIN

0 0 0 r Opcode: The contents of the accumulator and the contents of the data memory location addressed by bits 0-5 of register 'r' are exchanged. Register 'r' contents are unaffected. r=0-1 (A) ←→ ((Rr)) Example: Decrement contents of location 52. :MOVE '52' DEC TO ADDRESS DEC52: MOV RO.#52 :REG 0 :EXCHANGE CONTENTS OF ACC XCH A, @RO ;AND LOCATION 52 DEC A :DECREMENT ACC CONTENTS XCH A, @RO EXCHANGE CONTENTS OF ACC :AND LOCATION 52 AGAIN XCHD A.@Rr Exchange Accumulator and Data Memory 4-bit Data 0 0 0 r Opcode: This instruction exchanges bits 0-3 of the accumulator with bits 0-3 of the data memory location addressed by bits 0-5 of register 'r'. Bits 4-7 of the accumulator, bits 4-7 of the data memory location, and the contents of register 'r' are unaffected. r=0-1  $(A_{0-3}) \longleftrightarrow ((Rr_{0-3}))$ Example: Assume program counter contents have been stacked in locations 22-23. XCHNIB: MOV RO.#23 :MOVE '23' DEC TO REG 0 CLR A ;CLEAR ACC TO ZEROS XCHD A, @RO :EXCHANGE BITS 0-3 OF ACC ;AND LOCATION 23 (BITS 8-11 OF PC ARE ZEROED, ADDRESS ;REFERS TO PAGE 0) XRL A.Rr Logical XOR Accumulator With Register Mask Opcode: r2 r1 r0 Data in the accumulator is EXCLUSIVE ORed with the mask contained in working register 'r'. (A) ← (A) XOR (Rr) r = 0 - 7;'XOR' ACC CONTENTS WITH Example: XORREG: XRL A,R5 :MASK IN REG 5 XRL A,@Rr Logical XOR Accumulator With Memory Mask Opcode: 0 0 0 r Data in the accumulator is EXCLUSIVE ORed with the mask contained in the data memory location addressed by register 'r', bits 0-5.  $(A) \leftarrow (A) \times (Rr)$ r = 0 - 1XORDM: MOV R1,#20H :MOVE '20' HEX TO REG 1 Example: XRL A, @R1 ;'XOR' ACC CONTENTS WITH MASK

:IN LOCATION 32

#### XRL A,#data Logical XOR Accumulator With Immediate Mask

Opcode: 1 1 0 1 0 0 1 1 • d<sub>7</sub> d<sub>6</sub> d<sub>5</sub> d<sub>4</sub> d<sub>3</sub> d<sub>2</sub> d<sub>1</sub> d<sub>0</sub>

This is a 2-cycle instruction. Data in the accumulator is EXCLUSIVE ORed with an immediately-specified

mask.

(A) - (A) XOR data

Example: XORID: XOR A, #HEXTEN

;XOR CONTENTS OF ACC WITH ;MASK EQUAL VALUE OF SYMBOL

; 'HEXTEN'

Manual of Street Co. A CO. Accomplished With Immediate Manual Manual Street

1 0 0 1 1 e d7 d6 d6 d4 d3 d2 d1 d0


cycle instruction. Data in the accumulator is EXCLUSIVE CRed with an immediately qualified


1.378

Donalds XCF 3 A. WHEXTEN XOR OF

XOR CONTENTS OF ACC WITH MASK EQUAL VALUE OF SYMBOL

## CHAPTER 4 SINGLE STEP, PROGRAMMING AND POWER-DOWN MODES





## AND POWER-DOWN MODES

## SINGLE-STEP (8741A EPROM Only)

The 8741A has a single-step mode which allows the user to manually step through his program one instruction at a time. While stopped, the address of the next instruction to be fetched is available on PORT 1 and the lower 2 bits of PORT 2. The single-step feature simplifies program debugging by allowing the user to easily follow program execution.

Figure 4-1 illustrates a recommended circuit for single-step operation, while Figure 4-2 shows the timing relationship between the SYNC output and the SS input. During single-step operation, PORT 1 and part of PORT 2 are used to output address information. In order to retain the normal I/O functions of PORTS 1 and 2, a separate latch can be used as shown in Figure 4-3.




Figure 4-1. Single-Step Circuit




Figure 4-2. Single-Step Timing




Figure 4-3. Latching Port Data

## **Timing**

The sequence of single-step operation is as follows:

- The processor is requested to stop by applying a low level on SS. The SS input should not be brought low while SYNC is high. (The 8741A samples the SS pin in the middle of the SYNC pulse).
- 2) The processor responds to the request by stopping during the instruction fetch portion of the next instruction. If a double cycle instruction is in progress when the single-step command is received, both cycles will be completed before stopping.
- 3) The processor acknowledges it has entered the stopped state by raising SYNC high. In this state, which can be maintained indefinitely, the 10-bit address of the next instruction to be fetched is present on PORT 1 and the lower 2 bits of PORT 2.
- 4) SS is then raised high to bring the processor out of the stopped mode allowing it to fetch the next instruction. The exit from stop is indicated by the processor bringing SYNC low.

5) To stop the processor at the next instruction SS must be brought low again before the next SYNC pulse—the circuit in Figure 4-1 uses the trailing edge of the previous pulse. If SS is left high, the processor remains in the "RUN" mode.

Figure 4-1 shows a schematic for implementing single-step. A single D-type flip-flop with preset and clear is used to generate  $\overline{SS}$ . In the RUN mode  $\overline{SS}$  is held high by keeping the flip-flop preset (preset has precedence over the clear input). To enter single-step, preset is removed allowing SYNC to bring  $\overline{SS}$  low via the clear input. Note that SYNC must be buffered since the SN7474 is equivalent to 3 TTL loads.

The processor is now in the stopped state. The next instruction is initiated by clocking "1" into the flipflop. This "1" will not appear on  $\overline{SS}$  unless SYNC is high (i.e., clear must be removed from the flip-flop). In response to  $\overline{SS}$  going high, the processor begins an instruction fetch which brings SYNC low.  $\overline{SS}$  is then reset through the clear input and the processor again enters the stopped state.

## PROGRAMMING, VERIFYING AND ERASING EPROM (8741A EPROM ONLY)

The internal Program Memory of the 8741A may be erased and reprogrammed by the user as explained in the following sections. See the data sheet for more detail.

## **Programming**

The programming procedure consists of the following: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. Figure 4-4 illustrates the programming and verifying sequence. The following is a list of the pins used for programming and a description of their functions:

- XTAL 1, Clock Input (1 to 6 MHz) XTAL 2
- RESET Initialization and Address Latching
- TEST 0 Selection of Program or Verify Mode
- EA Activation of Program/Verify
  Modes
- D<sub>0</sub>-D<sub>7</sub> Address and Data Input Data Output During Verify

- P20, P21 Address Input
- VDD Programming Power Supply
- PROG Program Pulse Input NOTE: All set-up and hold times are 4 cycles.

The detailed Program/Verify sequence is as follows:

- V<sub>DD</sub> = 5V; Clock Running 4MHz. Crystal or External Clock; RESET = 0V; V<sub>DD</sub> = 5V; A<sub>0</sub> = 0V; CS = 5V
   TEST 0 = 5V; EA = 5V, D<sub>0</sub>-D<sub>7</sub> and PROG floating.
- 2) Insert 8741A in programming socket.
- 3) TEST 0 = 0V (Select Program Mode)
- EA = 23V (Activate Program Mode), PROG will float.
- 5) Address applied to D<sub>0</sub>-D<sub>7</sub>, P<sub>20</sub>, P<sub>21</sub>.
- 6) RESET = 5V (Latch Address).
- 7) Data applied to D<sub>0</sub>-D<sub>7</sub>.
- 8) VDD = 25V (Programming Power).




Figure 4-4. Programming Sequence

- 10)  $V_{DD} = 5V$ .
- 11) TEST 0 = 5V (Verify Mode).
- 12) Read and Verify Data on Do-D7.
- 13) TEST 0 = 0V.
- 14)  $\overline{RESET} = 0V$  and repeat from step 5.
- 15) Programmer should be at conditions of step 1 when 8741A is removed from socket.

## WARNING

An attempt to program a mis-socketed 8741A will result in severe damage to the part. An indication of a properly socketed part is the appearance of the SYNC clock output. The lack of this clock may be used to disable the programmer.

#### Verification

Verification is accomplished by latching in an address as in the Programming Mode and then applying "1" to the TEST 0 input. The word stored at the selected address then appears on the  $D_0$ – $D_7$  lines. Note that verification can be applied to both ROM's and EPROM's independently of the programming procedure. See the data sheet.

## Erasing

The program memory of the 8741A may be erased to zeros by exposing its translucent lid to shortwave ultraviolet light.

## **EPROM Light Sensitivity**

The erasure characteristics of the 8741A EPROM are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms. It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000 Angstrom range. Data shows that constant exposure to room level fluorescent lighting could erase the typical 8741A in approximately 3 years while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 8741A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels (available from Intel) should be placed over the 8741A window to prevent unintentional erasure.

The recommended erasure procedure for the 8741A is exposure to shortwave ultraviolet light which has a

(i.e., UV intensity  $\times$  exposure time) for erasure should be a minimum of 15W-sec/cm<sup>2</sup> power rating. The erasure time with this dosage is approximately 15 minutes using an ultraviolet lamp with a 12,000  $\mu$ W/cm<sup>2</sup> power rating. The 8741A should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

#### **External Access**

The 8041A/8741A has an External Access (EA) pin which will put the processor into a test mode when a high level is applied. This allows the user to effectively disable the internal program memory.

The External Access mode is useful in testing because it allows the user to disable the internal application program and test processor functions directly. In addition, program memory can be read externally, independent of the processor.

This mode is invoked by connecting the EA pin to 5V. The current program counter contents then come out on PORTS 10-17 and PORTS 20-21 (PORT 10 is the least significant and PORT 21 the most significant bits). The desired instruction opcode is placed on D0-D7. This instruction is executed in place of the internal program memory contents. The I/O port data and program address are multiplexed on the 8741A but not on the 8041A.

Upon reset with EA = 5V, the 8041A sends out program counter contents 0FFH as the first address rather than 000H. The second address is 001H. Therefore, the first and second instructions should be located at 0FFH and 001H respectively. The 8741A outputs 000H as the first address after reset.

Reading and/or writing the Data Bus Buffer registers is still allowed although only when  $D_0$ – $D_7$  are not being sampled for opcode data. In practice, since this sampling time is not known externally, reads or writes on the system bus are done during SYNC high time. Approximately 600ns are available for each read or write cycle.

## POWER DOWN MODE (8041A ROM ONLY)

Extra circuitry is included in the 8041A ROM version to allow low power, standby operation. Power is removed from all system elements except the 64-byte data RAM in the low power mode. Thus, the contents of RAM can be maintained while typically drawing only 10 to 15% of normal power.

The VCC pin serves as the 5V supply pin for most of the 8041A circuitry while the VDD pin supplies only the RAM array. In normal operation, both pins are

## SINGLE-STEP, PROGRAMMING, & POWER-DOWN MODES

at 5 volts. To enter the Power-Down mode, the V<sub>CC</sub> pin is grounded while only V<sub>DD</sub> is maintained at 5 volts. Applying a RESET signal to the processor inhibits access to RAM and thereby guarantees that the memory is not inadvertently altered during the transition when power is removed from V<sub>CC</sub>. Figure 4-5 illustrates a recommended Power-Down sequence. The sequence typically occurs as follows:

- Imminent power supply failure is detected by user defined circuitry. The signal must occur early enough to guarantee the 8041A can save all necessary data before V<sub>CC</sub> falls outside normal operating tolerance.
- A "Power Failure" signal is used to interrupt the processor (via a timer overflow interrupt,

- for instance) and call a Power Failure service routine.
- 3) The Power Failure routine saves all important data and machine status in the RAM array. The routine may also initiate transfer of a backup supply to the VDD pin and indicate to external circuitry that the Power Failure routine is complete.
- 4) A RESET signal is applied by external hardware to guarantee data will not be <u>altered</u> as the power supply falls out of limits. RESET must be low until VCC reaches ground potential.

Recovery from the Power-Down mode can occur as any other power-on sequence. An external 1  $\mu$ fd capacitor on the RESET input will provide the necessary initialization pulse.




Figure 4-5. Power-Down Sequence

To see a wer-Down mode, the Very to be maintained of b one of the processor into the proc

Of the control of the signal met occur

The signal met occur

and the control occur


and the signal met occur

and the signal occur

2) well by goal is used to interrup decision than overflow interrup


- for instance) and only a Power [100 20 to to to to
- 3). The Power Fallets of Charles and a second of the first of data and manchine at a factor of the control of t

Recovery from the Four Cown middle no the real converse of the real converse of the real contract of the real cont



something Power-Town Sample

# CHAPTER 5 SYSTEM OPERATION



SYSTEM OPERATION



## CHAPTER 5 SYSTEM OPERATION

#### **BUS INTERFACE**

The UPI-41A Microcomputer functions as a peripheral to a master processor by using the data bus buffer registers to handle data transfers. The DBB configuration is illustrated in Figure 5-1. The UPI-41A Microcomputer's 8 three-state data lines (D7–D0) connect directly to the master processor's data bus. Data transfer to the master is controlled by 4 external inputs to the UPI:

- Address Input signifying command or data
- CS Chip Select
- RD Read strobe
- WR Write strobe




Figure 5-1. Data Bus Register Configuration

The master processor addresses the UPI-41A Microcomputer as a standard peripheral device. Table 5-1 shows the conditions for data transfer:

Table 5-1. Data Transfer Controls

CS	Ao	RD	WR	Condition
0	0	0	1	Read DBBOUT
0	1	0	1	Read STATUS
0	0	1	0	Write DBBIN data, set $F_1 = 0$
0	1	1	0	Write DBBIN command set $F_1 = 1$
1	х	x	х	Disable DBB

#### **Reading the DBBOUT Register**

The sequence for reading the DBBOUT register is shown in Figure 5-2. This operation causes the 8-bit contents of the DBBOUT register to be placed on the system Data Bus. The OBF flag is cleared automatically.

## **Reading STATUS**

The sequence for reading the UPI-41A Microcomputer's 8 STATUS bits is shown in Figure 5-3. This operation causes the 8-bit STATUS register contents to be placed on the system Data Bus as shown.

#### Write Data to DBBIN

The sequence for writing data to the DBBIN register is shown in Figure 5-4. This operation causes the system Data Bus contents to be transferred to the DBBIN register and the IBF flag is set. Also, the  $F_1$  flag is cleared ( $F_1=0$ ) and an interrupt request is generated. When the IBF interrupt is enabled, a jump to location 3 will occur. The interrupt request is cleared upon entering the IBF service routine or by a system RESET input.




Figure 5-2. DBBOUT Read




Figure 5-3. Status Read




Figure 5-4. Writing Data to DBBIN




Figure 5-5. Writing Commands to DBBIN

# Writing Commands to DBBIN

The sequence for writing commands to the DBBIN register is shown in Figure 5-5. This sequence is identical to a data write except that the  $A_0$  input is latched in the  $F_1$  flag ( $F_1 = 1$ ). The IBF flag is set and an interrupt request is generated when the master writes a command to DBB.

#### **OPERATIONS OF DATA BUS REGISTERS**

The UPI-41A Microcomputer controls the transfer of DBB data to its accumulator by executing INput and OUTput instructions. An IN A,DBB instruction causes the contents to be transferred to the UPI accumulator and the IBF flag is cleared.

The OUT DBB,A instruction causes the contents of the accumulator to be transferred to the DBBOUT register. The OBF flag is set.

The UPI's data bus buffer interface is applicable to a variety of microprocessors including the 8086, 8088, 8085, 8080, and 8048.

A description of the interface to each of these processors follows.

# DESIGN EXAMPLES 8085A Interface

Figure 5-6 illustrates an 8085A system using a UPI-41A. The 8085A system uses a multiplexed address and data bus. During I/O the 8 upper address lines (A8-A15) contain the same I/O address as the lower 8 address/data lines (A0-A7); therefore I/O address decoding is done using only the upper 8 lines to eliminate latching of the address. An 8205 decoder provides address decoding for both the UPI-41A and the 8237. Data is transferred using the two DMA

handshaking lines of PORT 2. The 8237 performs the actual bus transfer operation. Using the UPI-41A's OBF master interrupt, the UPI-41A notifies the 8085A upon transfer completion using the RST 5.5 interrupt input. The  $\overline{\rm IBF}$  master interrupt is not used in this example.

## 8088 Interface

Figure 5-7 illustrates a UPI-41A interface to an 8088 minimum mode system. Two 8-bit latches are used to demultiplex the address and data bus. The address bus is 20-lines wide. For I/O only, the lower 16 address lines are used, providing an addressing range of 64K. UPI address selection is accomplished using an 8205 decoder. The A0 address line of the bus is connected to the corresponding UPI input for register selection. Since the UPI-41A is polled by the 8088, neither DMA nor master interrupt capabilities of the UPI-41A are used in the figure.

## 8086 Interface

The UPI-41A can be used on an 8086 maximum mode system as shown in figure 5-8. The address and data bus is demultiplexed using three 8282 latches providing separate address and data buses. The address bus is 20-lines wide and the data bus is 16-lines wide. Multiplexed control lines are decoded by the 8288. The UPI's CS input is provided by linear selection. Note that the UPI-41A is both I/O mapped and memory mapped as a result of the linear addressing technique. An address decoder may be used to limit the UPI-41A to a specific I/O mapped address. Address line A1 is connected to the UPI's A0 input. This insures that the registers of the UPI will have even I/O addresses. Data will be transferred on Do-D7 lines only. This allows the I/O registers to be accessed using byte manipulation instructions.




Figure 5-6. 8041A To 8085A System




Figure 5-7. 8041A To 8088 Minimum Mode System




Figure 5-8. 8041A To 8086 Maximum Mode Systems

## 8080 Interface

Figure 5-9 illustrates the interface to an 8080A system. In this example, a crystal and capacitor are used for UPI-41A timing reference and power-on RESET. If the 2-MHz 8080A 2-phase clock were used instead of the crystal, the UPI-41A would run at only 30% full speed.

The  $A_0$  and  $\overline{CS}$  inputs are direct connections to the 8080 address bus. In larger systems, however, either of these inputs may be decoded from the 16 address lines.

The  $\overline{RD}$  and  $\overline{WR}$  inputs to the UPI can be either the  $\overline{IOR}$  and  $\overline{IOW}$  or the  $\overline{MEMR}$  and  $\overline{MEMR}$  signals depending on the I/O mapping technique to be used.

The UPI can be addressed as an I/O device using INput and OUTput instructions in 8080 software.

#### 8048 Interface

Figure 5-10 shows the UPI interface to an 8048 master processor.

The 8048  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  outputs are directly compatible with the UPI. Figure 5-11 shows a distributed processing system with up to seven 8041A's connected to a single 8048 master processor.

In this configuration the 8048 uses PORT 0 as a data bus. I/O PORT 2 is used to select one of the seven 8041A's when data transfer occurs. The 8041A's are programmed to handle isolated tasks and, since they operate in parallel, system throughput is increased.

#### **GENERAL HANDSHAKING PROTOCOL**

- Master reads STATUS register (RD, CS, A<sub>0</sub> = (0, 0, 1)) in polling or in response to either an IBF or an OBF interrupt.
- 2) If the UPI-41A DBBIN register is empty (IBF flag = 0), Master writes a word to the DBBIN register ( $\overline{WR}$ ,  $\overline{CS}$ ,  $A_0 = (0, 0, 1)$  or (0, 0, 0)). If  $A_0 = 1$ , write command word, set  $F_1$ . If  $A_0 = 0$ , write data word,  $F_1 = 0$ .




Figure 5-9. 8080A-8041A Interface




Figure 5-10. 8048-8041A Interface

- 3) If the UPI-41A DBBOUT register is full (OBF flag = 1), Master reads a word from the DBBOUT register (RD, CS, A<sub>0</sub> = (0, 0, 0)).
- UPI-41A recognizes IBF (via IBF interrupt or JNIBF). Input data or command word is processed, depending on F<sub>1</sub>; IBF is reset. Repeat step 1 above.
- 5) UPI-41A recognizes OBF flag = 0 (via JOBF). Next word is output to DBBOUT register, OBF is set. Repeat step 1 above.






Figure 5-11. Distributed Processor System

# CHAPTER 6 APPLICATION NOTES





#### **ABSTRACTS**

The UPI-41A is designed to fill a wide variety of low to medium speed peripheral interface applications where flexibility and easy implementation are important considerations. The following examples illustrate some typical applications.

# **Keyboard Encoder**

Figure 6-1 illustrates a keyboard encoder configuration using the UPI and the 8243 I/O expander to scan a 128-key matrix. The encoder has switch matrix scanning logic, N-key rollover logic, ROM look-up table, FIFO character buffer, and additional outputs for display functions, control keys or other special functions.

PORT 1 and PORTs 4-7 provide the interface to the keyboard. PORT 1 lines are set one at a time to select the various key matrix rows.

When a row is energized, all 16 columns (i.e., PORTs 4-7 inputs) are sampled to determine if any switch in the row is closed. The scanning software is code efficient because the UPI instruction set includes individual bit set/clear operations and expander PORTs 4-7 can be directly addressed with single, 2-byte instructions. Also, accumulator bits can be tested in a single operation. Scan time for 128 keys is about 10 ms. Each matrix point has a unique binary

code which is used to address ROM when a key closure is detected. Page 3 of ROM contains a look-up table with useable codes (i.e., ASCII, EBCDIC, etc.) which correspond to each key. When a valid key closure is detected the ROM code corresponding to that key is stored in a FIFO buffer in data memory for transfer to the master processor. To avoid stray noise and switch bounce, a key closure must be detected on two consecutive scans before it is considered valid and loaded into the FIFO buffer. The FIFO buffer allows multiple keys to be processed as they are depressed without regard to when they are released, a condition known as N-key rollover.

The basic features of this encoder are fairly standard and require only about 500 bytes of memory. Since the UPI is programmable and has additional memory capacity it can handle a number of other functions. For example, special keys can be programmed to give an entry on closing as well as opening. Also, I/O lines are available to control a 16-digit, 7-segment display. The UPI can also be programmed to recognize special combinations of characters such as commands, then transfer only the decoded information to the master processor.

A complete keyboard application has been developed for the UPI-41A. A description is included in this section. The code for the application is available in the Intel Insite Library (program AB 147).




Figure 6-1. Keyboard Encoder Configuration

#### **Matrix Printer Interface**

The matrix printer interface illustrated in Figure 6-2 is a typical application for the UPI-41A. The actual printer mechanism could be any of the numerous dot-matrix types and similar configurations can be shown for drum, spherical head, daisy wheel or chain type printers.

The bus structure shown represents a generalized, 8-bit system bus configuration. The UPI's three-state interface port and asynchronous data buffer registers allow it to connect directly to this type of system for efficient, two-way data transfer.

The UPI's two on-board I/O ports provide up to 16 input and output signals to control the printer mechanism. The timer/event counter is used for generating a timing sequence to control print head position, line feed, carriage return, and other sequences. The on-board program memory provides character generation for  $5\times7,\,7\times9,$  or other dot matrix formats. As an added feature a portion of the  $64\times8$ -bit data memory can be used as a FIFO buffer so that the master processor can send a block of data at a high rate. The UPI can then output characters from the buffer at a rate the printer can accept while the master processor returns to other tasks.

The 8295 Printer Controller is an example of an 8041A preprogrammed as a dot matrix printer interface.

# **Tape Cassette Controller**

Figure 6-3 illustrates a digital cassette interface which can be implemented with the UPI-41A. Two sections of the tape transport are controlled by the UPI: digital data/command logic, and motor servo control.

The motor servo requires a speed reference in the form of a monostable pulse whose width is proportional to the desired speed. The UPI monitors a prerecorded clock from the tape and uses its onboard interval timer to generate the required speed reference pulses at each clock transition.

Recorded data from the tape is supplied serially by the data/command logic and is converted to 8-bit words by the UPI, then transferred to the master processor. At 10 ips tape speed the UPI can easily handle the 8000 bps data rate. To record data, the UPI uses the two input lines to the data/command logic which control the flux direction in the recording head. The UPI also monitors 4 status lines from the tape transport including: end of tape, cassette




Figure 6-2. Matrix Printer Controller




Figure 6-3. Tape Transport Controller

inserted, busy, and write permit. All control signals can be handled by the UPI's two I/O ports.

## Universal I/O Interface

Figure 6-4 shows an I/O interface design based on the UPI. This configuration includes 12 parallel I/O lines and a serial (RS232C) interface for full duplex data transfer up to 1200 baud. This type of design can be used to interface a master processor to a broad spectrum of peripheral devices as well as to a serial communication channel.

PORT 1 is used strictly for I/O in this example while PORT 2 lines provide five functions:

- P23-P20 I/O lines (bidirectional)
- P<sub>24</sub> Request to send (RTS)
- P<sub>25</sub> Clear to Send (CTS)
- P26 Interrupt to master
  P27 Serial data out

The parallel I/O lines make use of the bidirectional port structure of the UPI. Any line can function as an input or output. All port lines are automatically initialized to 1 by a system RESET pulse and remain




Figure 6-4. Universal I/O Interface

# **APPLICATIONS**

up so that an INPUT instruction will correctly sample the TTL signal.

Four PORT 2 lines function as general I/O similar to PORT 1. Also, the RTS signal is generated on PORT 2 under software control when the UPI has serial data to send. The CTS signal is monitored via PORT 2 as an enable to the UPI to send serial data. A PORT 2 line is also used as a software generated interrupt to the master processor. The interrupt functions as a service request when the UPI has a byte of data to transfer or when it is ready to receive. Alternatively, the EN FLAGS instruction could be used to create the OBF and  $\overline{\text{IBF}}$  interrupts on P24 and P25.

The RS232C interface is implemented using the TEST 0 pin as a receive input and a PORT 2 pin as a transmit output. External packages (A<sub>0</sub>, A<sub>1</sub>) are used to provide RS232C drive requirements. The serial receive software is interrupt driven and uses the on-chip timer to perform time critical serial control. After a start bit is detected the interval timer

nates the need for software timing loops and allows the processor to proceed to other tasks (i.e., parallel I/O operations) between serial bit samples. Software flags are used so the main program can determine when the interrupt driven receive program has a character assembled for it.

This type of configuration allows system designers flexibility in designing custom I/O interfaces for specific serial and parallel I/O applications. For instance, a second or third serial channel could be substituted in place of the parallel I/O if required. The UPI's data memory can buffer data and commands for up to 4 low-speed channels (110 baud teletypewriter, etc.)

# **Application Notes**

The following application notes illustrate the various applications of the UPI family. Other related publications including the 8048 Family Application Handbook are available through the Intel Literature Department.

#### INTRODUCTION TO THE UPI-41A™

#### Introduction

Since the introduction in 1974 of the second generation of microprocessors, such as the 8080, a wide range of peripheral interface devices have appeared. At first, these devices solved application problems of a general nature; i.e., parallel interface (8255), serial interface (8251), timing (8253), interrupt control (8259). However, as the speed and density of LSI technology increased, more and more intelligence was incorporated into the peripheral devices. This allowed more specific application problems to be solved, such as floppy disk control (8271), CRT control (8275), and data link control (8273). The advantage to the system designer of this increased peripheral device intelligence is that many of the peripheral control tasks are now handled externally to the main processor in the peripheral hardware rather than internally in the main processor software. This reduced main processor overhead results in increased system throughput and reduced software complexity.

In spite of the number of peripheral devices available, the pervasiveness of the microprocessor has been such that there is still a large number of peripheral control applications not yet satisfied by dedicated LSI. Complicating this problem is the fact that new applications are emerging faster than the manufacturers can react in developing new, dedicated peripheral controllers. To address this problem, a new microcomputer-based Universal Peripheral Interface (UPI-41A) device was developed.

In essence, the UPI-41A acts as a slave processor to the main system CPU. The UPI contains its own processor, memory, and I/O, and is completely user programmable; that is, the entire peripheral control algorithm can be programmed locally in the UPI, instead of taxing the master processor's main memory. This distributed processing concept allows the UPI to handle the real-time tasks such as encoding keyboards, controlling printers, or multiplexing displays, while the main processor is handling non-realtime dependent tasks such as buffer management or arithmetic. The UPI relies on the master only for initialization, elementary commands, and data transfers. This technique results in an overall increase in system efficiency since both processors the master CPU and the slave UPI-are working in parallel.

This application note presents three UPI-41A applications which are roughly divided into two groups: applications whose complexity and UPI code space

requirements allow them to either stand alone or be incorporated as just one task in a "multi-tasking" UPI, and applications which are complete UPI applications in themselves. Applications in the first group are a simple LED display and sensor matrix controllers. A combination serial/parallel/ I/O device is an application in the second group. Each application illustrates different UPI configurations and features. However, before the application details are presented, a section on the UPI/master protocol requirements are key to UPI software development. For convenience, the UPI block diagram is reproduced in Figure 1 and the instruction set summary in Table 1.

## UPI-41 vs. UPI-41A

The UPI-41A is an enhanced version of the UPI-41. It incorporates several architectural features not found on the "non-A" device:

- Separate Data In and Data Out data bus buffer registers
- User-definable STATUS register bits
- Programmable master interrupts for the OBF and IBF flags
- Programmable DMA interface to external DMA controller.

The separate Data In (DBBIN) and Data Out (DBBOUT) registers greatly simplify the master/UPI protocol compated to the UPI-41. The master need only check IBF before writing to DBBIN and OBF before reading DBBOUT. No data bus buffer lock-out is required.

The most significant nibble of the STATUS register, undefined in the UPI-41, is user-definable in UPI-41A. It may be loaded directly from the most significant nibble of the Accumulator (MOV STS,A). These extra four STATUS bits are useful for transferring additional status information to the master. This application note uses this feature extensively.

A new instruction, EN FLAGS, allows OBF and  $\overline{\rm IBF}$  to be reflected on PORT 2 BIT 4 and PORT 2 BIT 5 respectively. This feature enables interrupt-driven data transfers when these pins are interrupt sources to the master.

By executing an EN DMA instruction PORT 2 BIT 6 becomes a DRQ (DMA Request) output and PORT 2 BIT 7 becomes DACK (DMA Acknowledge). Setting DRQ requests a DMA cycle to an external DMA controller. When the cycle is granted, the DMA controller returns DACK plus either RD (Read) or WR (Write). DACK automatically forces




Figure 1A. Program Memory Map

Figure 1B. Data Memory Map

 $\overline{\text{CS}}$  and A<sub>0</sub> low internally and clears DRQ. This selects the appropriate data buffer register (DBBOUT for DACK and  $\overline{\text{RD}}$ , DBBIN for DACK and  $\overline{\text{WR}}$ ) for the DMA transfer.

Like the "non-A", the UPI-41A is available in both ROM (8041A) and EPROM (8741A) Program Memory versions. This application note deals exclusively with the UPI-41A since the applications use the "A"s enhanced features.

## **UPI/MASTER PROTOCOL**

As in most closely coupled multiprocessor systems, the various processors communicate via a shared resource. This shared resource is typically specific locations in RAM or in registers through which status and data are passed. In the case of a master processor and a UPI-41A, the shared resource is 3 separate, master-addressable, registers internal to the UPI. These registers are the status register (STATUS), the Data Bus Buffer Input register (DBBOUT). [Data Bus Buffer direction is relative to the UPI]. To illustrate this register interface, consider the 8085A/UPI system in Figure 2.

Looking into the UPI from the 8085A, the 8085A sees only the three registers mentioned above. If the 8085A wishes to issue a command to the UPI, it does so by writing the command to the DBBIN register according to the decoding of Table 2. Data for the UPI is also passed via the DBBIN register. (The UPI differentiates commands and data by examining the A<sub>0</sub> pin. Just how this is done is covered shortly.) Data from the UPI for the 8085A is passed in the DBBOUT register. The 8085A may interrogate the UPI's status by reading the UPI's STATUS register. Four bits of the STATUS register act as flags and are used to handshake data and commands into and out of the UPI. The STATUS register format is shown in Figure 3.

BIT 0 is OBF (Output Buffer Full). This flag indicates to the master when the UPI has placed data in the DBBOUT register. OBF is set when the UPI writes to DBBOUT and is reset when the master reads DBBOUT. The master finds meaningful data in the DBBOUT register only when OBF is set.

The Input Buffer Full (IBF) flag is BIT 1. The UPI uses this flag as an indicator that the master has written to the DBBIN register. The master uses IBF




Figure 1C. UPI-41A Block Diagram

to indicate when the UPI has accepted a particular command or data byte. The master should examine IBF before outputting anything to the UPI. IBF is set when the master writes to DBBIN and is reset when the UPI reads DBBIN. The master must wait until IBF=0 before writing new data or commands to DBBIN. Conversely, the UPI must ensure IBF=1 before reading DBBIN.

The third STATUS register bit is  $F_0$  (FLAG 0). This is a general purpose flag that the UPI can set, reset, and test. It is typically used to indicate a UPI error or busy condition to the master.

FLAG 1 (F<sub>1</sub>) is the final dedicated STATUS bit. Like F<sub>0</sub> the UPI can set, reset, and test this flag. However, in addition, F<sub>1</sub> reflects the state of the A<sub>0</sub> pin whenever the master writes to the DBBIN register. The UPI uses this flag to delineate between master command and data writes to DBBIN.

The remaining four STATUS register bits are user definable. Typical uses of these bits are as status in-




Figure 2. Register Interface

dicators for individual tasks in a multitasking UPI or as UPI generated interrupt status. These bits find a wide variety of uses in the upcoming applications.

Looking into the 8085A from the UPI, the UPI sees the two DBB registers plus the IBF, OBF, and  $F_1$  flags. The UPI can write from its accumulator to DBBOUT or read DBBIN into the accumulator. The UPI cannot read OBF, IBF, or  $F_1$  directly, but these flags may be tested using conditional jump

Table 1. Instruction Set Summary

Mnemonic	Description	Bytes Cycles		
	Accumulator			
ADD A,R <sub>r</sub>	Add register to A	1	1	
ADD A,@Rr	Add data memory to A	1	1	
ADD A,#data	Add immediate to A	2	2	
ADDC A,Rr	Add register to A with carry	1	1	
ADDC A @Rr	Add data memory to A with carry		1	
ADDC A,#data	Add immed. to A with carry	2	2	
ANL a,R <sub>r</sub>	AND register to A	1	1	
ANL A,@R <sub>r</sub>	AND data memory to A	1	1	
ANL A,#data	AND immediate to A	2	2	
ORL A,R <sub>T</sub>	OR register to A	1	1	
		1	1	
ORL A@R <sub>r</sub>	OR data memory to A	2	2	
ORL A,#data	OR immediate to A			
XRL A,R <sub>r</sub>	Exclusive OR register to A	1	1	
XRL A,@R <sub>r</sub>	Exclusive OR data memory to A	1	1	
XRL A,#data	Exclusive OR immediate to A	2	2	
INC A	Increment A	1	1	
DEC A	Decrement A	1	1	
CLR A	A Clear A		1	
CPL A			1	
DA A	A A Decimal Adjust A		1	
SWAP A	AP A Swap digits of A		1	
RL A	Rotate A left		1	
RLC A	Rotate A left through carry	1	1	
RR A	Rotate A right	1	1	
RRC A	Rotate A right through carry			
	Input/Output			
IN A,Pp OUTL Pp,A	Input port to A	1	2	
OUTL Pp,A	Output A to port	1	2	
ANL Pn,#data	AND immediate to port	2	2	
ANL P <sub>p</sub> ,#data ORL P <sub>p</sub> ,#data	OR immediate to port	2	2	
IN A,DBB	Input DBB to A, clear IBF	1	1	
OUT DBB,A	Output A to DBB, set OBF	1	1	
MOV STS,A A <sub>4</sub> -A <sub>7</sub> to Bits 4-7 of Status		1	1	
MOVD A P_	Input Expander port to A	1	2	
MOVD P. A	Output A to Expander port	1	2	
ANIDPA	AND A to Expander port	1	2	
MOVD P <sub>p</sub> ,A ANLD P <sub>p</sub> ,A ORLD P <sub>p</sub> ,A	OR A to Expander port	1	2	
ондо гр, а		1		
MOVAD	Data Moves			
MOV A,R <sub>r</sub>	Move register to A	1	1	
MOV A,@R <sub>r</sub>	Move data memory to A	1	1	
MOV A,#data	Move immediate to A	2	2	
MOV R <sub>r</sub> ,A	Move A to register	1	1	
MOV @R <sub>T</sub> ,A	Move A to data memory	1	1	
MOV R <sub>r</sub> ,#data	Move immediate to register	2	2	
MOV @R <sub>r</sub> ,#data	Move immediate to data memory	2	2	
MOV A,PSW	Move PSW to A	1	1	
MOV PSW,A	Move A to PSW	1	1	
XCH A,R <sub>r</sub>	Exchange A and register	1	1	
YCH A OP	Exchange A and data memory	1	1	
ACII A, WILT		-	3	
	Exchange digit of A and register	1	1	
XCH A,@R <sub>r</sub> XCHD A@R <sub>r</sub> MOVP A,@A	Exchange digit of A and register Move to A from current page	1	1 2	

Mnemonic	Mnemonic Description		Cycles	
MOV A,T	Read Timer/Counter	1	1	
MOV T,A	Load Timer/Counter	1	1	
STRT T	Start Timer	1	1	
STRT CNT	Start Counter	1	1	
STOP TCNT	Stop Timer/Counter	1	1	
EN TCNTI	Enable Timer/Counter Interrupt	1	1	
DIS TCNTI Disable Timer/Counter Interrupt			1	
	Control			
EN DMA	Enable DMA Handshake Lines	1	1	
EN I	Enable IBF Interrupt	1	1	
DISI	Disable IBF Interrupt	1	1	
EN FLAGS	Enable Master Interrupts	1	1	
SEL RB0	Select register bank 0	1	1	
SEL RB1 NOP	Select register bank 1 No Operation	1	1	
	Registers		-	
INC R <sub>r</sub>	Increment register	1	1	
INC @R <sub>r</sub>	Increment data memory	1	1	
DEC R <sub>r</sub>	Decrement register	1	1	
	Subroutine			
CALL addr	Jump to subroutine	2	2	
RET	Return	1	2	
RETR	Return and restore status	1	2	
	Flags			
CLR C	Clear Carry	1	1	
CPL C	Complement Carry	1	1	
CLR FO	Clear Flag 0	1	1	
CPL F0	Complement Flag 0	1	1	
CLR F1	Clear F1 Flag	1	1	
CPL F1			1	
	Branch	11		
JMP ADDR	Jump unconditional	2	2	
JMPP @A	Jump indirect	1	2	
DJNZ R,addr	Decrement register and skip	2	2	
JC addr	Jump on Carry=1	2	2	
JNC addr	Jump on Carry=0	2	2	
JZ addr	Jump on A Zero	2	2	
JNZ addr		2	2	
	Jump on A not Zero			
JTO addr	Jump on T0=1	2	2	
JNT0 addr	Jump on T0=0	2	2	
JT1 addr	Jump on T1=1	2	2	
JNT1 addr	Jump on T1=0	2	2	
JF0 addr	Jump on F0 Flag=1	2	2	
JF1 addr	Jump on F1 Flag=1	2	2	
JTF addr	Jump on Timer Flag=1,Clear Flag		2	
JNIBF addr	Jump on IBF Flag=0	2	2	
JOBF addr	Jump on OBF Flag=1	2	2	
JBb addr	Jump on Accumulator Bit	2	2	

Table 2. Register Decoding

CS	AO	RD	WR	REGISTER
0	0	0	1	READ DBBOUT
0	1	0	1	READ STATUS
0	0	1	0	WRITE DBBIN (DATA)
0	1	1	0	WRITE DBBIN (COM- MAND)
1	X	X	X	NO ACTION




Figure 3. Status Register Format

instructions. The UPI should make sure that OBF is reset before writing new data into DBBOUT to ensure that the master has read previous DBBOUT data. IBF should also be tested before reading DBBIN since DBBIN data is valid only when IBF is set. As was mentioned earlier, the UPI uses F1 to differentiate between command and data contents in DBBIN when IBF is set. The UPI may also write the upper 4-bits of its accumulator to the upper 4-bits of the STATUS register. These bits are thus user definable.

The UPI can test the flags at any time during its internal program execution. It essentially "polls" the STATUS register for changes. If faster response is needed to master commands and data, the UPI's internal interrupt structure can be used. If IBF interrupts are enabled, a master write to DBBIN (either command or data) sets IBF which generates an internal CALL to location 03H in program memory. At this point, working register contents can be saved using bank switching, the accumulator saved in a spare working register, and the DBBIN register read and serviced. The interrupt logic for the IBF interrupt is shown in Figure 4. A few observations concerning this logic are appropriate. Note that if the master writes to DBBIN while the UPI is still servicing the last IBF interrupt (a RETR instruction has not been executed), the IBF Interrupt Pending line is made high which causes a new CALL to 03H as soon as the first RETR is executed. No EN I (Enable Interrupt) instruction is needed to rearm the interrupt logic as is needed in an 8080 or 8085A system; the RETR performs this function. Also note that executing a DIS I to disable further IBF interrupts does not clear a pending interrupt. Only a CALL to location 03H or RESET clears a pending IBF interrupt.

Keeping in mind that the actual master/UPI protocol is dependent on the application, probably the best way to illustrate correct protocol is by example. Let's consider using the UPI as a simple parallel I/O device. (This is a trivial application but it embodies all of the important protocol considerations.) Since the UPI may be either interrupt or non-interrupt driven internally, both cases are considered.

Let's take the easiest configuration first; using the UPI PORT 1 as an 8-bit output port. From the UPI's point-of-view, this is an input-only application since all that is required is that the UPI input data from the master. Once the master writes data to the UPI, the UPI reads the DBBIN register and transfers the data to PORT 1. No testing for commands versus data is needed since the UPI "knows" it only performs one task—no commands are needed.




Figure 4. UPI-41A Interrupt Structure

Non-interrupt driven UPI software is shown in Figure 5A while Figure 5B shows interrupt based software. For Figure 5A, the UPI simply waits until it sees IBF go high indicating the master has written a data byte to DBBIN. The UPI then reads DBBIN, transfers it to PORT 1, and returns to waiting for the next data. For the interrupt-driven UPI, Figure 5B. once the EN I instruction is executed, the UPI simply waits for the IBF interrupt before handling the data. The UPI could handle other tasks during this waiting time. When the master writes the data to DBBIN, an IBF interrupt is generated which performs a CALL to location 03H. At this point the UPI reads DBBIN (no testing of IBF is needed since an IBF interrupt implies that IBF is set), transfers the data to PORT 1, and executes an RETR which returns program flow to the main program.

Software for the master 8085A is included in Figure 5C. The only requirement for the master to output data to the UPI is that it check the UPI to be sure the previous data had been taken before writing new data. To accomplish this the master simply reads the STATUS register looking for IBF=0 before writing the next data.

```
: UPI INPUT ONLY EXAMPLE—PORT 1 USED AS OUTPUT PORT
: UPI POLLS IBF FOR DATA
:
RESET: JNIBF RESET ; WAIT ON IBF FOR INPUT
IN A,DBB ; INPUT THERE, SO READ IT
OUTL P1,A ; TRANSFER DATA TO PORT 1
JMP RESET ; GO WAIT FOR NEXT DATA
```

Figure 5A. Single Output Port Example—Polling

```
; ; UPI INPUT ONLY EXAMPLE—PORT 1 USED AS OUTPUT PORT ; DATA INPUT IS INTERRUPT-DRIVEN ON IBF ; ; ENABLE IBF INTERRUPTS JMP RESET+1 ; LOOP WAITING FOR INPUT IN A,DBB ; READ DATA FROM DBBIN OUTL P1,A ; TRANSFER DATA TO PORT 1 RETR ; RETURN WITH RESTORE
```

Figure 5B. Single Output Port Example—Interrupt

```
8085 SOFTWARE FOR UPI INPUT-ONLY EXAMPLE
      DATA FOR OUTPUT IS PASSED IN REG. C
UPIOUT: IN
              STATUS
                           READ UPI STATUS
             IBF
                           LOOK AT IBF
       JNZ
             UPIOUT
                           WAIT FOR IBF=0
       MOV
                           GET DATA FROM C
       OUT
             DRRIN
                           OUTPUT DATA TO DBBIN
       RET
                           DONE RETURN
```

Figure 5C. 8085A Code for Single Output Port Example

Figure 6A illustrates the case where UPI PORT 2 is used as an 8-bit input port. This configuration is termed UPI output-only as the master does not write (input) to the UPI but simply reads either the STATUS or the DBBOUT registers. In this example only the OBF flag is used. OBF signals the master that the UPI has placed new port data in DBBOUT. The UPI loops testing OBF. When OBF is clear, the master has read the previous data and UPI then reads its input port (PORT 2) and places this data in DBBOUT. It then waits on OBF until the master reads DBBOUT before reading the input port again. When the master wishes to read the input port data, Figure 6B, it simply checks for OBF being set in the STATUS register before reading DBBOUT. While this technique illustrates proper protocol, it should be noted that it is not meant to be a good method of using the UPI as an input port since the master would never get the newest status of the port.

```
: UPI OUTPUT ONLY EXAMPLE—PORT 2 USED AS INPUT PORT
: PORT DATA IS AVAILABLE IN DBBOUT
:
RESET: JOBF RESET ; LOOP IF OBF=1 (DATA NOT READ)
IN A.P2 ; DBBOUT CLEAR, READ PORT
OUT DBB.A ; TRANSFER PORT DATA TO DBBOUT
JMP RESET ; WAIT FOR MASTER TO READ DATA
```

Figure 6A. Single Input Port Example

```
8085 SOFTWARE FOR UPI OUTPUT-ONLY EXAMPLE
      INPUT DATA RETURNED IN REG. A
UPIIN
       IN
             STATUS
                           READ UPL STATUS
       ANI
             ORF
                           LOOK AT ORE
       .17
             UPIIN
                           WAIT UNTIL OBE=1
       IN
             DBBOUT
                           READ DBBOUT
                           RETURN WITH DATA IN A
```

Figure 6B. 8085A Single Input Port Code

The above examples can easily be combined. Figure 7 shows UPI software to use PORT 1 as an output port simultaneously with PORT 2 as an input port. The program starts with the UPI checking IBF to see if the master has written data destined for the output port into DBBIN. If IBF is set, the UPI reads DBBIN and transfers the data to the output port (PORT 1). If IBF is not set or once the data is transferred to the output port if it was, OBF is tested. If OBF is reset (indicating the master has read DBBOUT), the input port (PORT 2) is read and transferred to DBBOUT. If OBF is set, the master has yet to read DBBOUT so the program just loops back to test IBF.

The master software is identical to the separate input/output examples; the master must test IBF

```
UPLINPUT / OUTPUT EXAMPLE—PORT 1 OUTPUT, PORT 2 INPUT
       JNIBF OUT1
                           : IF IBF=0, DO OUTPUT
RESET:
              A, DBB
                           IF IBF= 1, READ DBBIN
                           TRANSFER DATA TO PORT 1
       OUTL
              RESET
                           ; IF OBF=1, GO TEST IBF
OUT1:
       JOBF
                            IF OBF=0, READ PORT 2
              A. P2
       OUT
              DBB. A
                           TRANSFER PORT DATA TO DEBOUT
       IMP
              RESET
                           · GO CHECK FOR INPLIT
```

Figure 7. Combination Output/Input Port Example

and OBF before writing output port data into DBBIN or before reading input port from DBBOUT respectively.

In all of the three examples above, the UPI treats information from the master solely as data. There has been no need to check if DBBIN information is a command rather than data since the applications do not require commands. But what if both PORTs 1 and 2 were used as output ports? The UPI needs to know into which port to put the data. Let's use a command to select which port.

Recall that both commands and data pass through DBBIN. The state of the  $A_0$  pin at the time of the write to DBBIN is used to distinguish commands from data. By convention, DBBIN writes with  $A_0=0$  are for data, and those with  $A_0=1$  are commands. When DBBIN is written into,  $F_1$  (FLAG 1) is set to the state of  $A_0$ . The UPI tests  $F_1$  to determine if the information in the DBBIN register is data or command.

For the case of two output ports, let's assume that the master selects the desired port with a command prior to writing the data. (We could just use F<sub>1</sub> as a port select but that would not illustrate the subtle differences between commands and data). Let's define the port select commands such that BIT 1=1 if the next data is for PORT 1 (Write PORT 1=0000 0010) and BIT 2=1 if the next data is for PORT 2 (Write PORT 2=0000 0100). (The number of the set bit selects the port.) Any other bits are ignored. This assignment is completely arbitrary; we could use any command structure, but this one has the advantage of being simple.

Note that the UPI must "remember" from DBBIN write to write which port has been selected. Let's use F<sub>0</sub> (FLAG 0) for this purpose. If a Write PORT 1 command is received, F<sub>0</sub> is reset. If the command is Write PORT 2, F<sub>0</sub> is set. When the UPI finds data in DBBIN, F<sub>0</sub> is interrogated and the data is loaded into the previously selected port. The UPI software is shown in Figure 8A.

```
UPI DUAL OUTPUT PORT EXAMPLE—BOTH PORT 1 AND 2 OUTPUTS
      COMMAND SELECTS DESIRED PORT
      WRITE PORT 1-0000 0010 (02H)
      WRITE PORT 2-0000 0100 (04H)
      FLAG O USED TO REMEMBER WHICH PORT WAS SELECTED
      BY LAST COMMAND.
                          : WAIT FOR MASTER INPUT
RESET: JNIBE
             RESET
                           · READ INPLIT
       IN
              A. DBB
       JF 1
                           IF F1=1 COMMAND INPUT
              CMD
        JFO
              PORT2
                           INPUT IS DATA, TEST FO
       OUTL
                           F0=0, SO OUTPUT TO PORT 1
              RESET
                            WAIT FOR NEXT INPUT
        JMP
                            F0=1, SO OUTPUT TO PORT 2
PORT2:
       OUTL
              P2.A
              RESET
                            WAIT FOR NEXT INPUT
CMD
                            TEST COMMAND BITS (BIT 1)
        JB1
        JB<sub>2</sub>
              PT2
                            TEST BIT 2
                            NEITHER BIT SET, WAIT FOR INPUT
        JMP
              RESET
                            PORT 1 SELECTED, CLEAR FO
PT1
        CLR
              FO
        JMP
              RESET
                            WAIT FOR INPUT
PT2
                           PORT 2 SELECTED, SET FO
        CLR
              FO
        CPL
              FO
        JMP
              RESET
                           ; WAIT FOR INPUT
```

Figure 8A. Dual Output Port Example

Initially, the UPI simply waits until IBF is set indicating the master has written into DBBIN. Once IBF is set, DBBIN is read and  $F_1$  is tested for a command. If  $F_1$ =1, the DBBIN byte is a command. Assuming a command, BIT 1 is tested to see if the command selected PORT 1. If so,  $F_0$  is cleared and the program returns to wait for the data. If BIT 1=0, BIT 2 is tested. If BIT 2 is set, PORT 2 is selected so  $F_0$  is set. The program then loops back waiting for the next master input. This input is the desired port data. If BIT 2 was not set,  $F_0$  is not changed and no action is taken.

When IBF=1 is again detected, the input is again tested for command or data. Since it is necessarily data, DBBIN is read and F<sub>0</sub> is tested to determine which port was previously selected. The data is then output to that port, following which the program waits for the next input. Note that since F<sub>0</sub> still selects the previous port, the next input could be more data for that port. The port selection command could be thought of as a port select flip-flop control; once a selection is made, data may be repeatedly written to that port until the other port is selected. Master software, Figure 8B, simply must check IBF before writing either a command or data to DBBIN. Otherwise, the master software is straightforward.

For the sake of completeness, UPI software for implementing two input ports is given in Figure 9. This case is simpler than the dual output case since the UPI can assume that all writes to DBBIN are port selection commands so no command/data testing is required. Once the Port Read command is input, the selected port is read and the port data is placed in DBBOUT. Note that in this case F<sub>0</sub> is used as a UPI

error indicator. If the master happened to issue an invalid command (a command without either BIT 1 or 2 set), F<sub>0</sub> is set to notify the master that the UPI did not know how to interpret the command. F<sub>0</sub> is also set if the master commanded a port read before it had read DBBOUT from the previous command. The UPI simply tests OBF just prior to loading DBBOUT and if OBF=1, F<sub>0</sub> is set to indicate the error.

All of the above examples are, in themselves, rather trivial applications of the UPI although they could easily be incorporated as one of several tasks in a UPI handling multiple small tasks. We have covered them primarily to introduce the UPI concept and to illustrate some master/UPI protocol. Before moving on to more realistic UPI applications, let's discuss two UPI features that do not directly relate to the master/UPI protocol but greatly enhance the UPI's transfer capability.

In addition to the OBF and IBF bits in the STATUS register, these flags can also be made available directly on two port pins. These port pins can then be used as interrupt sources to the master. By executing an EN FLAGS instruction, PORT 2 pin 4 reflects the condition of OBF and PORT 2 pin 5 reflects the inverted condition of IBF (IBF). These dedicated outputs can then be enabled or disabled via their respective port bit values; i.e., P24 reflects OBF as long as an instruction is executed which sets P<sub>24</sub> (i.e. ORL P<sub>2</sub>,#10H). The same action applies to the IBF output except P25 is used. Thus P24 may serve as a DATA AVAILABLE interrupt output. Likewise for P25 as a READY-TO-ACCEPT-DATA interrupt. This greatly simplifies interrupt-driven master-slave data transfers.

300			DATA IN REG. C TO PORT 1 PORT 2—JUST CHANGE COMMAND)
PORT1:	IN	STATUS	; READ UPI STATUS
	ANI	IBF	; LOOK AT IBF
	JNZ	PORT1	; WAIT UNTIL IBF=0
	MVI	A, 00000010B	; LOAD WRITE PORT1 CMD
	OUT	UPICMD	OUTPUT TO UPI COMMAND PORT
P1:	IN	STATUS	; READ UPI STATUS AGAIN
	ANI	IBF	; LOOK AT IBF
	JNZ	P1	; WAIT UNTIL COMMAND ACCEPTED
	MOV	A, C	: GET DATA FROM C
	OUT	DBBIN	: OUTPUT TO DBBIN
	RET		: DONE, RETURN

Figure 8B. 8085A Dual Output Port Example Code

The UPI also supports a DMA transfer interface. If an EN DMA instruction is executed, PORT 2 pin 6 becomes a DMA Request (DRQ) output and P<sub>27</sub> becomes a high impedance DMA Acknowledge

```
UPI DUAL INPUT PORT EXAMPLE—BOTH PORT 1 AND 2 INPUTS
      COMMAND SELECTS WHICH PORT IS TO BE READ
      FLAG 0 USED AS ERROR FLAG
RESET: JNIBF RESET
                         · WAIT FOR INPUT
                          CLEAR ERROR FLAG
       CLR FO
             A, DBB
                          READ INPUT (COMMAND)
       IN
                          TEST BIT 1 (PORT 1)
       JB1
             PT1
       JB2
             PT2
                          TEST BIT 2 (PORT 2)
ERROR:
       CPL
                          ERROR-COMPLEMENT FO
                          WAIT FOR INPUT
             RESET
PT1
                          READ PORT 1
       IN
       JOBF
             ERROR
                          TEST OBF BEFORE LOADING DBBOUT
       OUT
             DBB. A
                          LOAD PORT 1 DATA INTO DBBOUT
       IMP
             RESET
                          WAIT FOR INPUT
                          READ PORT 2
PT2
       IN
              A P2
             ERROR
                          TEST OBF BEFORE LOADING DBBOUT
       JOBE
       OUT
             DBB. A
                          LOAD PORT 2 DATA INTO DBBOUT
             RESET
                          WAIT FOR INPUT
```

Figure 9. Dual Input Port Example

(DACK) input. Any instruction which would normally set P<sub>26</sub> now sets DRQ. DRQ is cleared when DACK is low and either RD or WR is low. When DACK is low, CS and A0 are forced low internally which allows data bus transfers between DBBOUT or DBBIN to occur, depending upon whether WR or RD is true. Of course, the function requires the use of an external DMA controller.

Now that we have discussed the aspects of the UPI protocol and data transfer interfaces, let's move on to the actual applications.

#### **EXAMPLE APPLICATIONS**

Each of the following three sections presents the hardware and software details of a UPI application. Each application utilizes one of the protocols mentioned in the last section. The first example is a simple 8-digit LED display controller. This application requires only that the UPI perform input operations from the DBBIN; DBBOUT is not used. The reverse is true for the second application: a sensor matrix controller. The final application involves both DBBOUT and DBBIN operations: a combination serial/parallel I/O device.

The core master processor system with which these applications were developed is the iSBC 80/30 single board computer. This board provides an especially convenient UPI environment since it contains a dedicated socket specifically interfaced for the UPI-41A. The 80/30 uses the 8085A as the master processor. The I/O and peripheral complement on the 80/30 include 12 vectored priority interrupts (8 on an 8259 Programmable Interrupt Controller and 4 on the 8085A itself), an 8253 Programmable Interval Timer supplying three 16-bit programmable timers (one is dedicated as a programmable baud rate generator), a high speed serial channel provided by a 8251 Programmable USART, and 24 parallel I/O

lines implemented with an 8255A Programmable Parallel Interface. The memory complement contains 16K bytes of RAM using 2117 16K bit Dynamic RAMs and the 8202 Dynamic RAM Controller, and up to 8K bytes of ROM/EPROM with sockets compatible with 2716, 2758, or 2332 devices. The 80/30's RAM uses a dual port architecture. That is, the memory can be considered a global system resource, accessible from the on-board 8085A as well as from remote CPUs and other devices via the MULTIBUS. The 80/30 contains MULTIBUS control logic which allows up to 16 80/30s or other bus masters to share the same system bus. (More detailed information on the iSBC 80/30 and other iSBC products may be found in the latest Intel Systems Data Catalog.)

A block diagram of the iSBC 80/30 is shown in Figure 10. Details of the UPI interface are shown in Figure 11. This interface decodes the UPI registers in the following format:

Register	Operations		
Read STATUS	IN E5H		
Write DBBIN (command)	OUT E5H		
Read DBBOUT (data)	IN E4H		
Write DBBIN (data)	OUT E4H		

## 8-Digit Multiplexed LED Display

The traditional method of interfacing an LED display with a microprocessor is to use a data latch along with a BDC-to-7-segment decoder for each digit of the display. Thus two ICs, seven current limiting resistors, and about 45 connections are required for each digit. These requirements are, of course, multiplied by the total number of digits desired. The obvious disadvantages of this method are high parts count and high power dissipation since each digit is "ON" continuously. Instead, a scheme of time multiplexing the display can be used to decrease both parts count and power dissipation.

Display multiplexing basically involves connecting the same segment (a, b, c, d, e, f, or g) of each digit in parallel and driving the common digit element (anode or cathode) of each digit separately. This is shown schematically in Figure 12. The various digits of the display are not all on at once; rather, only one digit at a time is energized. As each digit is energized, the appropriate segments for that digit are turned on. Each digit is enabled in this way, in sequence, at a rate fast enough to ensure that each digit appears to be "ON" continuously. This implies that the display must be "refreshed" at periodic intervals to keep the digits flicker-free. If the CPU had to handle this task, it would have to suspend normal

processing, go update the display, and then return to its normal flow. This extra burden is ideally handled by a UPI. The master CPU could simply give characters to the UPI and let the UPI do the actual segment decoding, display multiplexing, and refreshing.

As an example of this technique, Figure 13 shows the UPI controlling an 8-digit LED display. All digit segments are connected in parallel and are driven through segment drivers by the UPI PORT 1. The lower 3 bits of PORT 2 are inputs to a 3-to-8 decoder which selects an individual digit through a digit driver. A fourth PORT 2 line is used as a decoder enable input. The remaining PORT 2 lines plus the TEST 0 and TEST 1 inputs are available for other tasks.

Internally, the UPI uses the counter/timer in the interval timer mode to define the interval between display refreshes. Once the timer is loaded with the desired interval and started, the UPI is free to handle other tasks. It is only when a timer overflow interrupt occurs that the UPI handles the short display multiplexing routine. The display multiplexing can be considered a background task which is entirely interrupt-driven. The amount of time spent multiplexing is such that there is ample time to handle a non-timer task in the UPI foreground. (We'll discuss this timing shortly.)

When a timer interrupt occurs, the UPI turns off all digits via the decoder enable. The next digit's segment contents are retrieved from the internal data memory and output via PORT 1 to the segment drivers. Finally, the next digit's location is placed on PORT 2 (P20-P22) and the decoder enabled. This displays the digit's segment information until the next interrupt. The timer is then restarted for the next interval. This process continues repeatedly for each digit in sequence.

As a prelude to discussing the UPI software, let's examine the internal data memory structure used in this application, Figure 14. This application requires only 14 of the 64 total data memory locations. The top eight locations are dedicated to the Display Map; one location for each digit. These locations contain the segment and decimal point information for each character. Just how characters are loaded into this section of memory is covered shortly. Register R7 of Register Bank 1 is used as the temporary Accumulator store during the interrupt service routines. Register R3 stores the digit number of the next digit to be displayed. R2 is a temporary storage register for characters during input routine. R0 is




Figure 10. iSBC 80/30 Block Diagram

the offset pointer pointing to the Display Map location of the next digit. That makes 12 locations so far. The remaining two locations are the two stack locations required to store the return address plus status during the timer and input interrupt service routines. The remaining unused locations, all of Register Bank 0, 14 bytes of stack, 4 in Register Bank 1, and 24 general purpose RAM locations, are all available for use by any foreground task.

The UPI software consists of only three short routines. One, INIT, is used strictly during initialization. DISPLA is the multiplexing routine called at a timer interrupt. INPUT is the character input handler called at an IBF interrupt. The flow

charts for these routines are shown in Figures 14A through 14C.

INIT initializes the UPI by simply turning off all segment and digit drivers, filling the Display Map with blank characters, loading and starting the timer, and enabling both timer and IBF interrupts. Although the flow chart shows the program looping at this point, it is here that the code for any foreground task is inserted. The only restrictions on this foreground task are that it not use I/O lines dedicated to the display and that it not require dedicated use of the timer. It could share the timer if precautions are taken to ensure that the display will still be refreshed at the required interval.




Figure 11. UPI Interface on iSBC 80/30




Figure 12. LED Multiplexing




Figure 13. UPI Controlled 8-Digit LED Display




Figure 14. LED Display Controller Data Memory
Allocation

Figure 14A. INIT Routine Flow




Figure 14B. INPUT Routine Flow

The INPUT routine handles the character input. It is called when an IBF interrupt occurs. After the usual swapping of register banks and saving of the accumulator, DBBIN is read and stored in register R2. DBBIN contains the Display Data Word. The format for this word, Figure 15, has two fields: Digit Select and Character Select. The Digit Select field selects the digit number into which the character from the Character Select field is placed. Notice that the character set is not limited strictly to numerics, some alphanumeric capability is provided. Once DBBIN is read, the offset for the selected digit is computed and placed in the Display Map Pointer Ro. Next the segment information for the selected character is found through a look-up table starting in page 3 of the program memory. This segment information is then stored at the location pointed at by the Display Map Pointer. If the Character Select field specified a decimal point, the segment corresponding to the decimal point is ANDed into the present segment information for that digit. After the accumulator is restored, execution is returned to the main program.

The DISPLA routine simply implements the multiplexing actions described earlier. It is called whenever a timer interrupt occurs. After saving pre-




Figure 14C. DISPLA Routine Flow

interrupt status by switching register banks and storing the Accumulator, all digit drivers are turned off. The Display Map Pointer is then updated using the Current Digit Register to point at that digit's segment information in the Display Map. This information is output to PORT 1; the segment drivers. The number of the current digit, R3, is then sent to the digit select decoder and the decoder is enabled. This turns on the current digit. The digit counter is incremented and tested to see if all eight digits have been refreshed. If so, the digit counter is reset to zero. If not, nothing is done. Finally, the timer is loaded and restarted, the Accumulator is restored, and the routine returns execution to the main program. Thus DISPLA refreshes one digit each time it is CALLed by the timer interrupt. The digit remains on until the next time DISPLA is executed.

The UPI software listing is included as Appendix A1. Appendix A2 shows the 8085A test routine used




Figure 15. LED Display Controller Display Data Word Format

to display the contents of a display buffer on the display. The 8085A software takes care of the display digit numbering. Since the application is input-only for the UPI, the only protocol required is that the master must test IBF before writing a Display Data Word into DBBIN.

On the iSBC 80/30, the UPI frequency is at 5.5296 MHz. To obtain a flicker-free display, the whole display must be refreshed at a rate of 50 Hz or greater.

If we assume a 50 Hz refresh rate and an 8-digit display, this means the DISPLA routine must be CALLed  $50\times8$  or 400 times/sec. This transfers, using the timer interval of  $87~\mu s$  at 5.5296 MHz, to a timer count of 227. (Recall from the UPI-41A User's Manual that the timer is an "8-bit up-counter".) Hence the TIME equate of 227D in the UPI listing. Obviously, different frequency sources or display lengths would require that this equate be modified.

With the UPI running at 5.5296 MHz, the instruction cycle time is  $2.713~\mu s$ . The DISPLA routine requires 28 instruction cycles, therefore, the routine executes in  $76~\mu s$ . Since DISPLA is CALLed 400 times/sec, the total time spent refreshing the display during one second is then 30~m s or 3% of the total UPI time. This leaves 97.0% for any foreground tasks that could be added.

While the basic UPI software is useful just as it stands, there are several enhancements that could be incorporated depending on the application. Auto-incrementing of the digit location could be added to the input routine to alleviate the need for the master to keep track of digit numbers. This could be (optionally) either right-handed or left-handed entry a la TI or HP calculators. The character set could be easily modified by simply changing the lookup table. The display could be expanded to 16 digits at the expense of one additional PORT 2 digit select line, the replacement of the 3-to-8 decoder with a 4-to-16 decoder, and 8 more Display Map locations.

Now let's move on to a slightly more complex application that is UPI output-only—a sensor matrix controller.

#### **Sensor Matrix Controller**

Quite often a microprocessor system is called upon to read the status of a large number of simple SPST switches or sensors. This is especially true in a process or industrial control environment. Alarm systems are also good examples of systems with a large sensor population. If the number of sensors is small, it might be reasonable to dedicate a single input port pin for each sensor. However, as the number of sensors increase, this technique becomes very wasteful. A better arrangement is to configure the sensors in a matrix organization like that shown in Figure 16. This arrangement of 16 sensors requires only 4 input and 4 output lines; half the number needed if dedicated inputs were used. The line saving becomes even more substantial as the number of sensors increases.

In Figure 16, the basic operation of the matrix involves scanning individual row select lines in sequence while reading the column return lines. The state of any particular sensor can then be determined by decoding the row and column information. The typical configuration pulls up the column return lines and the selected row is held low. Deselected rows are held high. Thus a return line remains high for an open sensor on the selected row and is pulled low for a closed sensor. Diode isolation is used to prevent a phantom closure which would occur when a sensor is closed on a selected row and there are two or more closures on a deselected row. Germanium diodes are used to provide greater noise margin at the return line input.




Figure 16. 4×4 Sensor Matrix

If the main processor was required to control such a matrix it would periodically have to output at the row port and then read the column return port. The processor would need to maintain in memory a map of the previous state of the matrix. A comparison of the new return information to the old information would then be made to determine whether a sensor change had occurred. Any changes would be processed as needed. A row counter and matrix map pointer also require maintenance each scan. Since in most applications sensors change very slowly compared to most processing actions, the processor probably would scan the rows only periodically with other tasks being processed between scans.

Rather than require the processor to handle the rather mundane tasks of scanning, comparing, and decoding the matrix, why not use a dedicated processor? The UPI is perfect.

Figure 17 shows a UPI configuration for controlling up to 128 sensors arranged in a 16×8 matrix. The 4to-16 line decoder is used as the row selector to save port pins and provides the expansion to 128 sensors over the maximum of 64 sensors if the port had been used directly. It also helps increase the port drive capability. The column return lines go directly into PORT 1. Features of this design include complete matrix management. As the UPI scans the matrix it compares its present status to the previous scan. If any change is detected, the location of the change is decoded and loaded, along with the sensor's present state, into DBBOUT. This byte is called a Change Word. The Master processor has only to read one byte to determine the status and coordinate of a changed sensor. If the master had not read a previous Change Word in DBBOUT (OBF=1) before a new sensor change is detected, the new Change




Figure 17. 128 Sensor Matrix Controller

Word is loaded into an internal FIFO. This FIFO buffers up to 40 changes before it fills. The status of the FIFO and OBF is made available to the master either by polling the UPI STATUS register, Figure 18A, or as interrupt sources on port pins P24 and P25 respectively, Figure 17. The FIFO NOT EMP-TY pin and bit are true as long as there are changes not yet read in the FIFO. As long as the FIFO is not empty, the UPI monitors OBF and loads new Change Words from the FIFO into DBBOUT. Thus, the UPI provides complete FIFO management.




Figure 18A. Sensor Matrix Status Register Format




Figure 18B. Sensor Matrix Change Word Format

Internally, the matrix scanning software is programmed to run as a foreground task. This allows the timer/counter to be used by any background task although the hardware configuration leaves only 2 inputs (TEST 0 and TEST 1) plus 2 I/O port pins available. Also, to add a background task, the FIFO would have to be made smaller to accommodate the needed register and data memory space. (It would be possible however to turn the table here and make the scanning software timer/counter interrupt-driven where the timer times the scan interval.)

The data memory organization for this application is shown in Figure 19. The upper 16 bytes form the Matrix Map and store the sensor states from the previous scan; one bit for each sensor. The Change Word FIFO occupies the next 40 locations. (The top and bottom addresses of this FIFO are treated as equate variables in the program so that the FIFO size may easily be changed to accommodate the register needs of other tasks.) Register R<sub>0</sub> serves as a pointer into the matrix map area for comparisons

and updates of the sensor status. R<sub>1</sub> is a general FIFO pointer. The FIFO is implemented as a circular buffer with In and Out pointer registers which are stored in R<sub>4</sub> and R<sub>5</sub> respectively. These registers are moved into FIFO pointer R<sub>1</sub> for actual transfers into or out of the FIFO. R<sub>2</sub> is the Row Select Counter. It stores the number of the row being scanned.




Figure 19. Sensor Matrix Data Memory Map

Register R3 is the Column Counter. This counter is normally set to 00H; however, when a change is detected somewhere in a particular row, it is used to inspect each sensor status bit individually for a change. When a changed counter sensor bit is found, the Row Select Counter and Column Counter are combined to give the sensor's matrix coordinate. This coordinate is temporarily stored in the Change Word Store, register R6. Register R7 is the Compare Result. As each row is scanned, the return information is Exclusive-OR'd with the return information from the previous scan of that row. The result of this operation is stored in R7. If R7 is zero, there have been no changes on that row. A non-zero result indicates at least one changed sensor.

The basic program operation is shown in the flow chart of Figure 20. At RESET, the software initializes the working registers, the ports, and clears the STATUS register. To get a starting point from which to perform the sensor comparisons, the current status of the matrix is read and stored in the Matrix Map. At this point, the UPI begins looking for changed sensors starting with the first row.




Figure 20. Sensor Matrix Controller Flow Chart

Before delving further into the flow, let's pause to describe the general format of the operation. The UPI scans the matrix one row at a time. If no changes are detected on a particular row, the UPI simply moves to the next row after checking the status of DBBOUT and the FIFO. If a change is detected, the UPI must check each bit (sensor) within the row to determine the actual sensor location. (More than one sensor on the scanned row could have changed.) Rather than test all 8 bits of the row before checking the DBBOUT and FIFO status again, the UPI performs the status check in between each of the bit tests. This ensures the fastest response to the master reading previous Change Words from DBBOUT and the FIFO.

With this general overview in mind, let's go first thru the flow chart assuming we are scanning a row where no changes have occurred. Starting at the Scan-and-Compare section, the UPI first checks if the entire matrix has been scanned. If it has, the various pointers are reset. If not, the address of the next row is placed on PORTs 20 thru 23. This selects the desired row. The state of the row is then read on PORT 1; the column return lines. This present state is compared to the previous state by retrieving the previous state from the matrix map and performing an Exclusive-OR with the present state. Since we are assuming that no change has occurred, the result is zero. No coordinate decoding is needed and the flow branches to the FIFO-DBBOUT Management section.

The FIFO-DBBOUT Management section simply maintains the FIFO and loads DBBOUT whenever Change Words are present in the FIFO and DBBOUT is clear (OBF=0). The section first tests if the FIFO is full. (If we assume our "no-change" row is the first row scanned, the FIFO obviously would not be full.) If it is, the UPI waits until OBF=0, at which point the next Change Word is retrieved from the FIFO and placed in DBBOUT. This "unfills" the FIFO making room for more Change Words. At this point, the Column Counter, R3, is checked. For rows with no changes, the Column Counter is always zero so the test simply falls through. (We cover the case for changes shortly.) Now the FIFO is tested for being empty. If it is, there is no sense in any further tests so the flow simply goes back up to scan the next row. If the FIFO is not empty, DBBOUT is tested again through OBF. If a Change Word is in DBBOUT waiting for the master to read it, nothing can be done and the flow likewise branches up for the next row. However, if the DBBOUT is free and remembering that the previous test showed that the FIFO was not empty, DBBOUT is loaded with the next Change Word and the last two conditional tests repeat.

CLICAL DOLLDOLD. LINE DOLOTE, OHE TOW IS SCIECUEU, THE return lines read, and the sensor status compared to the previous scan. Since changes have occurred, the Exclusive-OR result is now non-zero. Any 1's in the result reflect the positions of the changed sensors. This non-zero result is stored in the Compare Result register, R7. At this point, the Column Counter is preset to 8. To determine the changed sensors' locations, the Compare Result register is shifted bit-bybit to the left while decrementing the Column Counter. After each shift, BIT 7 of the result is tested. If it is a one, a changed sensor has been found. The Column Counter then reflected the sensor's matrix column position while the Scan Row Select register holds it row position. These registers are then combined in Rs. the Change Word Store, to form the sensor's matrix coordinate section of the Change Word. The 8th bit of the Change Word Store is coded with the sensor's present state (Figure 18). This byte forms the complete Change Word. It is loaded into the next available FIFO position. If BIT 7 of the Compare Result had been zero, that particular sensor had not changed and the coordinate decoding is not performed.

In between each shift, test, and coordinate encode (if necessary), the FIFO-DBBOUT Management is performed. It is the Column Counter test within this section that routes the flow back up to the Change Word Encoding section if the entire Compare Result (row) has not been shifted and tested.

The FIFO is implemented as a circular buffer with IN and OUT pointers (R4 and R5 respectively). The operations of the FIFO is best understood using an example, Figure 21. This series of figures show how the FIFO, DBBOUT, and OBF interact as changes are detected and Change Words are read by the master. The letters correspond to sequential Change Words being loaded into the FIFO. Note that the figures show only a 4×8 FIFO however, the principles are the same in the 40×8 FIFO.

Figure 21A shows the condition where no Change Words have been loaded into the FIFO or DBBOUT. In Figure 21B a change, "A", has been detected, decoded, and loaded into the FIFO at the location equal to the value of the FIFO-IN pointer. The FIFO-OUT pointer is reset to the bottom of the FIFO since it had reached the FIFO top. Now that a Change Word is in the FIFO, OBF is checked to see if DBBOUT is empty. Because OBF=0, DBBOUT is empty and the Change Word is loaded from the FIFO location pointed at by the FIFO-OUT pointer. This is shown in Figure 21C. Loading DBBOUT automatically sets OBF. OBF remains set until the

two more change words loaded into the FIFO. In Figure 21F the first Change Word is finally read by the master resetting OBF. This allows the next Change Word to be loaded into DBBOUT. Note that each time the FIFO is loaded, the FIFO-IN pointer increments. Each time DBBOUT is read the FIFO-OUT pointer increments unless there are no more Change Words in the FIFO. Both pointers wraparound to the bottom once they reach the FIFO top. The remaining figures show more Change Words being loaded into the FIFO. When the entire FIFO fills and DBBOUT can not be loaded (OBF=1), scanning stops until the master reads DBBOUT making room for more Change Words.

As was mentioned earlier, two interrupt outputs to the master are available: Change Word Ready (P25, OBF) and FIFO NOT EMPTY (P24). The Change Word Ready interrupt simply reflects OBF and is handled automatically by the UPI since an EN FLAGS instruction is executed during initialization. The FIFO NOT EMPTY interrupt is generated and cleared as appropriate, each pass through the FIFO management code.

No debouncing is provided although it could be added. Rather, the scan time is left as an equate variable so that it could be varied to account for both debounce time and expected sensor change rates. The minimum scan time for this application is 2msec when using a 6MHz clock. Since the matrix controller is coded as a foreground task, scan time simply uses a software delay loop.

The UPI software is included as Appendix B1. Appendix B2 is 8085A test software which builds a Change Word buffer starting at BUFSRT. This software simply polls the STATUS register looking for Change Word Ready to go true. DBBOUT is then read and loaded into the buffer. Now let's move on to an application which combines both the foreground and background concepts.

#### Combination I/O Device

The final UPI application was designed especially to add additional serial and parallel I/O ports to the iSBC 80/30. This UPI simulates a full-duplex UART (Universal Asynchronous Receiver/Transmitter) combined with an 8-bit parallel I/O port. Features of the UART include: software selectable baud rates (110, 300, 600, or 1200 baud), double buffering for both the transmitter and receiver, and receiver testing for false start bit, framing, and overrun errors. For parallel I/O, one 8-bit port is programmable for either input or output. The output port is statically latched and the input port is sampled.




Figure 21A-J. FIFO Operation Example

Figure 22 shows the interface of this combination I/O device to the dedicated UPI socket on the iSBC 80/30. The only external requirement is a 76.8 kHz source which serves as the baud rate standard. The internal baud rates are generated as multiples of this external clock. This clock is obtained from one of the 8253 counters. Otherwise, an RS-232 driver and receiver already available for UPI use in serial I/O applications. Sockets are also provided for termination of the parallel port.




Figure 22. Combination I/O Device

There are three commands for this application. Their format is shown in Figure 23. The CON-FIGURE command specifies the serial baud rate and the parallel I/O direction. Normally this command is issued once during system initialization. The I/O command causes a parallel I/O operation to be performed. If the parallel port direction is out, the UPI expects the data byte immediately following an I/O command to be data for the output port. If the port is in the input direction, an I/O command causes the port to be read and the data placed in DBBOUT. The RESET ERROR command resets the serial receiver error bits in the STATUS register.




Figure 23. Combination I/O Command Format

The STATUS register format is shown in Figure 24. Looking at each bit, BIT 0 (OBF) is the DATA AVAILABLE flag. It is set whenever the UPI places data into DBBOUT. Since the data may come from

either the receiver or the parallel input port, the  $F_0$  and  $F_1$  flags (BITs 2 and 3) code the source. Thus, when the master finds OBF set, it must decode  $F_0$  and  $F_1$  to determine the source.




Figure 24. STATUS Register Format

BIT 1 (IBF) functions as a busy bit. When IBF is set, no writes to DBBIN are allowed. BIT 5 is the TxINT (Transmitter Interrupt) bit. It is asserted whenever the transmitter buffer register is empty. The master uses this bit to determine when the transmitter is ready to accept a data character.

BITS 6 and 7 are receiver error flags. The framing error flag, BIT 6, is set whenever a character is received with an invalid stop bit. BIT 7, overrun error, is set if a character is received before the master has read a previous character. If an overrun occurs, the previous character is overwritten and lost. Once an error occurs, the error flag remains set until reset by a RESET ERROR command. A set error flag does not inhibit receiver operation however.

Figure 25 shows the port pin definition for this application. PORT 1 is the parallel I/O port. The UART uses PORT 2 and the Test inputs.  $P_{20}$  is the transmitter data out pin. It is set for a mark and reset for a space.  $P_{23}$  is a transmitter interrupt output. This pin has the same timing as the TxINT bit in the STATUS register. It is normally used in interrupt-driven systems to interrupt the master processor when the transmitter is ready to accept a new data character.

The OBF flag is brought out on  $P_{24}$  as a master interrupt when data is available in DBBOUT.  $P_{26}$  is a diagnostic pin which pulses at four times the selected baud rate. (More about this pin later.) The receiver data input uses the TEST 0 input. One of the PORT 2 pins could have been used, however, the

men e n qui	PORT PIN	DEFINITION THE MAN AND MAN AND THE MAN AND
PORT	BIT	FUNCTION OF THE MALES AND THE PROPERTY OF THE
sanger at the		PARALLEL I/O
-dost and 1 2	0	Tx Data
	1 1	NOT USED
	2	
	3	Tx INTERRUPT
	4	OBF INTERRUPT
	5	NOT USED
	6	NOT USED (TICK SAMPLE)
	7	NOT USED
то		
T1		EXTERNAL CLOCK (76.8 kHz)

Figure 25. Combination I/O Port Definition

software can test the TEST 0 in one instruction without first reading a port.

The TEST 1 input is the baud rate external source. The UART divides this input to determine the timing needed for the selected baud rate. The input is a non-synchronous 76.8 kHz source.

Internally, when the CONFIGURE command is received and the selected baud rate is determined, the internal timer/counter is loaded with a baud rate constant and started in the event counter mode. Timer/counter interrupts are then enabled. The baud rate constant is selected to provide a counter interrupt at four times the desired baud rate. At each interrupt, both the transmitter and receiver are handled. Between interrupts, any new commands and data are recognized and executed.

As a prelude to discussing the flow charts, Figure 26 shows the register definition. Register Bank 0 serves the UART receiver and parallel I/O while Register Bank 1 handles the UART transmitter and commands. Looking at RB0 first, R3 is the receiver status register, RxSTS. Reflected in the bits of this register is the current receiver status in sequential order. Figure 27 shows this bit definition. BIT 0 is the Rx flag. It is set whenever a possible start bit is received. BIT 1 signifies that the start bit is good and character construction should begin with the next received bit. BIT 1 is the Good Start flag. BIT 2 is the Byte Finished flag. When all data bits of a character are received, this flag is set. When all the bits, data and stop bits are received, the assembled character is loaded into the holding register (R4 in Figure 27) BIT 3, the Data Ready flag, is set. The foreground routine which looks for commands and data continuously, looks at this bit to determine when the receiver has received a character. BITS 4 and 5 signify any error conditions for a particular character.




Figure 26. Combination I/O Register Map




Figure 27. RxSTS Register

The parallel I/O port software uses BITS 6 and 7. BIT 6 codes the I/O direction specified by the last CONFIGURE command. BIT 7 is set whenever an I/O command is received. The foreground routine tests this bit to determine when an I/O operation has been requested by the master.

As was mentioned, R<sub>4</sub> is the receiver holding register. Assembled characters are held in this register until the foreground routine finds DBBOUT free, at which time the data is transferred from R<sub>4</sub> to DBBOUT. R<sub>5</sub> is the receiver tick counter. Recall that counter interrupts occur at four times the baud rate. Therefore, once a start bit is found, the receiver only needs to look at the data every four interrrupts or tick counts. R<sub>5</sub> holds the current tick count.

R<sub>6</sub> is the receiver de-serializing register. Data characters are assembled in this register. R<sub>6</sub> is preset to 80H when a good start bit is received. As each bit is

sampled every four timer ticks, they are rotated into the leftmost bit of R6. The software knows the character assembly is complete when the original preset bit rotates into the carry.

An image of the upper 4 bits of the STATUS register is stored in R7. These bits are the TxINT, Framing and Overrun bits. This image is needed since the UPI may load the upper 4 STATUS register bits from its accumulator; however, it cannot read STATUS directly.

In Register Bank 1 (Figure 26), R1 holds the baud rate constant which is found from decoding the baud rate select bits of the CONFIGURE command. The counter is reloaded with this constant every timer tick. Like the receiver, the transmitter only needs to update the transmitter output every four ticks. R2 holds the transmitter tick count. The value of R2 determines which portion of the data is being transmitted; start bit, data bits, or stop bit. The transmit serializer is R3. R3 holds the data character as each character bit is transmitted.

R<sub>4</sub> is the transmitter holding register. It provides the double buffering for the transmitter. While transmitting one character, it is possible to load the next character into R<sub>4</sub> via DBBIN. The TxINT bit in STATUS and pin on PORT 2 reflect the "fullness" of R<sub>4</sub>. If the holding register is empty, the interrupt bit and pin are set. They are reset when the master writes a new data byte for the transmitter into DBBIN. The transmitter status register (TxSTS) is R<sub>5</sub>. Like RxSTS,TxSTS contains flag bits which indicate the current state of the transmitter. This flag bit format is shown in Figure 28.

TxSTS BIT 0 is the Tx flag. It is set whenever the transmitter is transmitting a character. It is set from the beginning of the start bit until the end of the stop bit. BIT 1 is the Tx request flag. This bit is set by the foreground routine when it transfers a new character from DBBIN to the Tx holding register, R4. The transmitter software uses this flag to tell if new data is available. It is reset when the transmitter transfers the character from the holding register to the serializer.




Figure 28. TxSTS Register

BIT 2 is the pipelined Tx data bit. The transmitter uses a pipelining technique which sets up the next output level in BIT 2 after processing the current timer tick. The output level is always changed at the same point after a timer tick interrupt. This technique ensures that no bit timing distortion results from different length processing paths through the receiver and transmitter routines.

BIT 3 of TxSTS is the Start Bit flag. It is set by the transmitter when the start bit space is set up in the pipelined data bit. This allows the transmitter to differentiate between the start bit and the data bits on following timer ticks.

The flow charts for this application are shown in Figures 29A-F. At reset, the INIT routine is executed which initializes the registers and port pins. After initialization, IBF and OBF are tested in MNLOOP. These flags are tested continually in this loop. If IBF is set, F1 is tested for command or data and execution is transferred to the appropriate routine (CMD or DATA). If IBF=0, OBF is checked. If OBF=0 (DBBOUT is free), the Rx data ready and I/O flags in RxSTS are tested. If Rx data ready is set, the received data is retrieved from the Rx holding register and transferred to DBBOUT. Any error flags associated with that data are also transferred to STATUS. If the I/O flag is set and the I/O direction is input, PORT 1 is read and the data transferred to DBBOUT. In either case, Fo and F1 are set to indicate the data source.

If IBF is set by a command write to DBBIN, CMD reads the command and decodes the desired operation. If an I/O operation is specified, the I/O flag is set to indicate to the MNLOOP and DATA routines that an I/O operation is to be performed. If the command is a CONFIGURE command, the constant for the selected baud rate is loaded into both Baud Rate Constant register and the timer/counter. The timer/counter is started in the event counter mode and timer/counter interrupts are enabled. In addition, the I/O port is initialized to all 1's if the I/O direction bit specifies an input port. If the command is a RE-SET ERROR command, the two error flags in STA-TUS are cleared.

If the IBF flag is set by a data write, the DATA routine reads DBBIN and places the data in the appropriate place. If the I/O flag is set, the data is for the output port so the port is loaded. If the I/O flag is reset, the data is for the UART transmitter. Data for the transmitter resets the TxINT bit and pin plus sets the Tx request flag in TxSTS. The data is transferred to the Tx holding register, R4.




Figure 29A. INIT Flow Chart

Once a CONFIGURE command is received and the counter started, timer/counter interrupts start occurring at four times the selected baud rate. These interrupts cause a vector to the TIMINT routine, Figure 29D. A 76.8 kHz counter input provides a 13.02  $\mu$ s counter resolution. Since it requires several UPI instruction cycles to reload the counter, the counter is set to two counts less than the desired baud rate and the counter is reloaded in TIMINT synchronous with the second low-going transition after the interrupt. Once the counter is reloaded, an output port (P26) is toggled to give an external indi-

cation of internal counter interval. This is a helpful diagnostic feature. After the tick sample output, the pipelined transmitter data in TxSTS is output to the TxD pin. Although this occurs every timer tick, the pipelined data is changed only every fourth tick.

The receiver is now handled, Figure 29E. The Rx flag in RxSTS is examined to see if the receiver is currently in the process of receiving a character. If it is not, the RxD input is tested for a space condition which might indicate a possible start bit. If the input is a mark, no start bit is possible and execution

# **APPLICATIONS**




Figure 29B. CMD Flow Chart

branches to the transmitter flow, XMIT. If the input is a space, the Rx flag is set before proceeding with XMIT.

If the Rx flag is found set when entering RCV, the receiver is in the process of receiving a character. If so, the start bit flag is then tested to determine if a good start bit was received. The Rx tick counter is initialized to 4 and the Rx deserializer is set to 80H. A mark indicates a bad start bit; the Rx flag is reset to abort the reception.

If the start bit flag is set, the program is somewhere in the middle of the received character. Since the data should be sampled every fourth timer tick, the tick counter is decremented and tested for zero. If non-zero no sample is needed and execution continues with XMIT. If zero, the tick counter is reset to four. Now the byte finished flag is tested to determine if the data sample is a data or stop bit. If reset, the sample is a data bit. The sample is done and the new bit rotated into the Rx descrializer. If this rotate




Figure 29C. Data Flow Chart




Figure 29D. TIMINT Flow Chart

sets the carry, that data bit was the last so the byte finished flag is set. If the carry is reset, the data bit is not the last so execution simply continues with XMIT.

Had the byte finished flag been set, this sample is for the stop bit. The RxD input is tested and if a space, the framing error flag is set. Otherwise, it is reset. Next, the Rx data ready flag is tested. If it is set, the master has not read the previous character so the overrun error flag is set. Then the Rx data ready flag is set and the received data character is transferred into the Rx holding register. The Rx, start bit, and byte finished flags are reset to get ready for the next character.

Execution of the transmitter routine, XMIT, follows the receiver, Figure 29F. The transmitter starts by checking the start bit flag in TxSTS. Recall that the actual transmit data is output at the beginning of the timer routine. The start bit flag indicates whether the current timer tick interrupt started the start bit. If it is set, the pipelined data output earlier in the routine was the start of the start bit so the flag is reset and the Tx tick counter is initialized. Nothing else is done this timer tick so the routine returns to the foreground.

If the start bit flag is reset, the Tx tick counter is incremented and tested. The test is performed modulo 4. If the counter mod 4 is not zero, it has not been four ticks since the transmitter was handled last so the routine simply returns. If the counter mod 4 is zero, it is time to handle the transmitter and the Tx flag is tested.

The Tx flag indicates whether the transmitter is active. If the transmitter is inactive, no character is currently being transmitted so the Tx request flag is tested to see if a new character is waiting in the Tx buffer. If no character is waiting (Tx request flag=0), the Tx interrupt pin and bit are set before returning to the foreground. If there is a character waiting, it is retrieved from the buffer and placed in the Tx serializer. The Tx request flag is reset while the Tx and start bit flags are set. A space is placed in the Tx pipelined data bit so a start bit will be output on the next tick. Since the Tx buffer is now empty, the Tx interrupt bit and pin are set to indicate the availability of the buffer to the master. The routine then returns to the foreground.

If the tick counter mod 4 is zero and the Tx flag indicates the transmitter is in the middle of a character, the tick counter is checked to see what transmitter operation is needed. If the counter is 28H (40D), all data bits plus the stop bits are complete. The character is therefore done and the Tx flag is reset. If the counter is 24H (36D), the data bits are complete and the next output should be a mark for the stop bit so a mark is loaded into the Tx pipelined data bit.

If neither of the above conditions are met for the counter, the transmitter is some place in the data field, so the next data bit is rotated out of the Tx serializer into the pipelined data bit. The next tick outputs this bit.

At this point the program execution is returned to the foreground.

That completes the discussion of the combination I/O device flow charts. The UPI software listing is shown in Appendix C1. Appendix C2 is example 8085A driver software.

Several observations concerning the drivers are appropriate. Notice that since the receiver and input port of the UPI use the OBF flag and interrupt output, the interrupt and flag are cleared when the master reads DBBOUT. This is not true for the transmitter. There is always some time after a master write of new transmitter data before the transmitter bit and pin are cleared. Thus in an interrupt-driven system, edge-sensitive interrupts should be




Figure 29E. RCV Flow Chart

used. For polled-systems, the software must wait after writing new data for IBF=0 before re-examining the Tx interrupt flag in STATUS.

Notice that this application uses none of the user data memory above Register Bank 1 and only 361 bytes of program memory. This leaves the door open for many improvements. Improvements that come to mind are increased buffering of the transmit or received data, modem control pins, and parallel port handshaking inputs.

This completes our discussion of specific UPI applications. Before concluding, let's look briefly at two debug techniques used during the development of these applications that you might find useful in your own designs.

# **DEBUG TECHNIQUES**

Since the UPI is essentially a single-chip microcomputer, the classical data, address, and control buses are not available to the outside world during normal operation. This fact normally makes debugging a UPI design difficult; however, certain "tricks" can be included in the UPI software to ease this task.

If a UPI is handling multiple tasks, it is usually easier to code and debug each task individually. This is fairly standard procedure. Since each task usually utilizes only a subset of the total number of I/O pins,




Figure 29F. XMIT Flow Chart

coding only one task leaves some I/O pins free. Port output instructions can then be added in the task code being debugged which toggle these unused pins to determine which section of task code is being executed at any particular time. The task can also be made to "wait" at various points by using an extra pin as an input and adding code to loop until a particular input condition is met.

One example of using an extra pin as an output is included in the combination serial/parallel device code. During initial development the receiver was not receiving characters correctly. Since this could be caused by incorrect sampling, three lines of code were added to toggle BIT 6 of PORT 2 at each tick of the sample clock. This code is at lines 184 and 185 of the listing. Thus by looking at the location of the tick

sample pulse with respect to the received bit, the UPI sampling interval can be observed. The tick sample time was incorrect and the code was modified accordingly. Similar techniques could be applied at other locations in the program.

The EPROM version of the UPI (8741A) also contains another feature to aid in debug: the capability to single step thru a program. The user may step thru the program instruction-by-instruction. The address of the next instruction to be fetched is available on PORT 1 and the lower 2 bits of PORT 2. Figure 30 shows the timing used in the discussion below. When the single step input,  $\overline{SS}$ , is brought low, the internal processor responds by stopping during the fetch portion of the next instruction. This action is acknowledged by the processor raising the SYNC




Figure 30. Single Step Timing

output. The address of the instruction to be fetched is then placed on the port pins. This state may be held indefinitely. To step to the next instruction,  $\overline{SS}$  is raised high, which causes SYNC to go low, which is then used to return  $\overline{SS}$  low. This allows the processor to advance to the next instruction. If  $\overline{SS}$  is left high, the processor continues to execute at normal speed until  $\overline{SS}$  goes low.

To preserve port functionality, port data is valid while SYNC is low. Figure 31 shows the external circuitry required to implement single step while preserving port functionality.  $S_1$  is the RUN/STOP switch. When in the RUN position, the 7474 is held preset so  $\overline{SS}$  is high and the UPI executes normally. When switched to STOP, the preset is removed and

the next low-going transition of SYNC causes the 7474 to clear, lowering  $\overline{SS}$ . While sync is low, the port data is valid and the current instruction is executing. Low SYNC is also used to enable the tristate buffers when the ports are used as inputs. When execution is complete, SYNC goes high. This transition latches the valid port data in the 74LS374s. SYNC going high also signifies that the address of the next instruction will appear on the port pins. This state can be held indefinitely with the address data displayed on the LEDs.

When the  $S_2$  is depressed, the 7474 is set which causes  $\overline{SS}$  to go high. This allows the processor to fetch and execute the instruction whose address was displayed. SYNC going low during execution, clears




Figure 31. Single Step External Circuitry

started

All UPI functions continue to operate while single stepping (the processor is actually executing NOPs internally while stopped). Both IBF and timer/counter interrupts can be serviced. The only change is that the interval timer is prescaled on single stepped instructions and, of course, will not indicate the correct intervals in real time. The total number of instruction which would have been executed during a given interval is the same however.

The single step circuitry can be used to step through a complete program; however, this might be a time-consuming job if the program is long or if only a portion is to be examined. The circuitry could easily be modified to incorporate the output toggling technique to determine when to run and stop. If you would like to step thru a particular section of code.

when entering the code section and raise the port when exiting the section. The program would then stop when that section of code is reached allowing it to be stepped through. At the end of the section, the program would execute at normal speed.

#### CONCLUSION

Well, that's it. Machine readable (floppy disk or paper tape) source listings of UPI software for these applications are available in Insite, the Intel library of user-donated programs. Also available in Insite are the source listings for some of Intel's pre-programmed UPI products.

For information about Insite, write to:
Insite
Intel Corp.
3065 Bowers Ave.
Santa Clara. Ca 95051

He and the end get blook and the analysis and the about ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 PAGE 1 LINE SOURCE STATEMENT 3; 5 ; 7;
8; THIS PROGRAM USES THE UPI-41A AS A LED DISPLAY CONTROLLER
9; WHICH SCANS AND REFRESHES EIGHT SEVEN-SEGMENT LED DISPLAYS.
10; THE CHARACTERS ARE DEFINED BY INPUT FROM A MASTER CPU IN THE
11; FORM OF ONE EIGHT BIT WORD PER DIGIT-CHARACTER SELECTION. 11 )re 12 ; 13 ; mi sl (3) VB (14) 15;\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* 16; 17; REGISTER DEFINITIONS: RB1 RB0 19 ; DISPLAY MAP POINTER NOT USED RO 21 ; R1 NOT USED NOT USED DATA WORD AND CHARACTER STORAGE NOT USED 22 : RP DIGIT COUNTER 23 ; NOT USED NOT USED NOT USED NOT USED 24 : R4 R5 25 ; R6 R7 NOT USED ACCUMULATOR STORAGE NOT USED 26 ; 27 ; 28;\* 29 : 30 ; PORT PIN DEFINITIONS: PORT 1 FUNCTION PORT 2 FUNCTION 31 ; PIN 32 ; SEGMENT DRIVER CONTROL DIGIT DRIVER CONTROL 33 ; P0-7

:F1: ASM48 :F3: LED PRINT(:LP:) NOOBJECT

35 SEJECT

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3. 0 PAGE 2

89 \$EJECT

LOC OBJ

LINE SOURCE STATEMENT 36;\* 37 ; DISPLAY DATA WORD BIT DEFINITION: 38 ; BIT FUNCTION 39 ; 0-4 CHARACTER SELECT DIGIT SELECT 42 ; 43 ; CHARACTER SELECT: 44 ; D4 D3 D2 D1 DO CHARACTER 0 0 0 0 0 0 0000 46 ; 47 ; 48 ; 00 0 3 50 ; 0 5 6 7 0 0 51 ; 52 ; 53 ; 000 0 1 1 55 ; 56 ; 0 0 000 0 В 57 ; 58 ; 0 0 DE 0 60; 0 1 1 61 ; 0 1 0 63 ; 00 0 H 64 ; 00 66; 0 68; 0 OPRT 0 0 0 69 ; 0 0 70 ; 71 ; 0 0 71;
72;
73;
74;
75;
76;
77;
78;DIGIT SELECT: 0 0 0 1 1 1 1 "BLANK" 79 ; D7 D6 D5 DIGIT NUMBER 0 0 0 1 2 82 ; 0 0 83 ; 85 ; 0 0 

```
LOC OBJ
               LINE
                          SOURCE STATEMENT
                 90 ; ********************************
                                         EQUATES
                 91 ;
                 92 ; THE FOLLOWING CODE DESIGNATES "TIME" AS A VARIABLE. THIS
                 93 ; ADJUSTS THE AMOUNT OF CYCLES THE TIMER COUNTS BEFORE
                 94 ; A TIMER INTERRUPT OCCURS AND REFRESHES THE DISPLAY, APPROXIMATELY
                 95 ; 50 TIMES PER SECOND.
FFF1
                 INTERRUPT BRANCHING
                 98;
                 99 ; THIS PORTION OF MEMORY IS DEDICATED FOR USE OF RESET AND
                100 ; INTERRUPT BRANCHING, WHEN THE INTERRUPTS ARE ENABLED THE
                101 ; CODE AT THE FOLLOWING DESIGNATED SPOTS ARE EXECUTED WHEN A
                102 ; RESET OR A INTERRUPT OCCURS.
                           ORG
0000
                103
                                  0
0000 0409
                104
                           JMP
                                  START
                                                 RESET
0002 00
                105
                           NOP
0003 0436
                106
                           JMP
                                  INPUT
                                                 ; IBF INTERRUPT
0005 00
                107
                           NOP
0006 00
                108
                           NOP
0007 041D
                109
                           JMP
                                  DISPLA
                                                 TIMER INTERRUPT
                111 ;
112 ; THE FOLLOWING CODE SETS UP THE UPI-41 AND DISPLAY HARDWARE
113 ;INTO OPERATIONAL FORMAT. THE DISPLAY IS TURNED OFF, THE DISPLAY
                114 ; MAP IS FILLED WITH "BLANK" CHARACTERS, THE TIMER SET AND THE
                115 ; INTERRUPTS ARE ENABLED.
                116;
0009 D5
                117 START:
                          SEL
                                  RB1
000A BA0B
                                                 TURN DIGIT DRIVERS OFF
                                  P2, #08H
                118
                           ORL
000C B838
                119
                           MOV
                                  RO, #38H
                                                 ; DISPLAY MAP POINTER, BOTTOM OF DISPLAY MAP
000E 23FF
                120 BLKMAP:
                                  A, #OFFH
                                                 FF="BLANK"
                           MOV
0010 A0
                121
                           MOV
                                  eRO, A
                                                 BLANK TO DISPLAY MAP
                                                 ; INCREMENT DISPLAY MAP POINTER
; DISPLAY MAP POINTER TO ACCUMULATOR
0011 18
0012 FB
                122
                           INC
                                  RO
                123
                                  A, RO
                           MOV
0013 B20E
                124
                           JB5
                                  BLKMAP
                                                 BLANK DISPLAY MAP TILL FILLED
0015 BB00
                125
                           MOV
                                  R3, #00H
                                                 SET DIGIT COUNTER TO O
0017 23F1
                126
                           MOV
                                  A, #TIME
                                                 TIMER VALUE
0019 62
                                                 ; LOAD TIMER
; START TIMER
                127
                           MOV
                                  T, A
001A 55
                128
                           STRT
001B 25
                                                 ; ENABLE TIMER INTERRUPT
                129
                           EN
                                  TCNTI
001C 05
                130
                           EN
                                                 ; ENABLE IBF INTERRUPT
                132 :
                                         USER PROGRAM
                133 ; A USERS PROGRAM WOULD INITIALIZE AT THIS POINT. THE FOLLOWING
                137 SEJECT
```

PAGE SOURCE STATEMENT LINE 147 RB1 ; REGISTER BANK 1
R7.A ; SAVE ACCUMULATOR
P2.#08H ; TURN DIGIT DRIVERS OFF
A.R3 ; DIGIT COUNTER TO ACCUMULATOR
RO.A ; DISPLAY MAP PDINTER
A.@R0 ; OET CHARACTER FROM DISPLAY MAP
P1.A ; GUTPUT CHARACTER TO SEGMENT DRIVERS
A.R3 ; DIGIT COUNTER VALUE TO ACCUMULATOR
P2.A ; OUTPUT TO DIGIT DRIVERS
R3 ; INCREMENT DIGIT TOUNTER
A.#OTH ; CHECK IF AT LAST DIGIT
R3.#00H ; RESET DIGIT COUNTER
A.#ITME ; TIMER VALUE
T. A ; LOAD TIMER 001D D5 148 DISPLA: SEL REGISTER BANK 1 RB1 001E AF 149 MOV 001F 8A08 150 ORL 0021 FB 151 0022 4338 152 ORL 0024 AB 153 MOV 0025 FO MOV 154 0026 39 0027 FB DUTL 155 156 0028 3A 157 OUTL 0029 1B 158 INC 002A D307 159 XRL A, #O/H R3, #OOH A, #TIME T, A 0020 9630 160 JNZ 002E BB00 161 MOV 0030 23F1 162 SETIME: MOV LOAD TIMER 0032 62 163 MOV 0033 55 164 STRT MOV A. R7 0034 FF 165 RESTORE ACCUMULATOR 0035 93 168 \$EJECT

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 PAGE 5


LOC	OBJ	LINE	SOURCE	STATEMENT	
		169 ;			
		170 ; ***	****	*****	***********
		171 ;		CONTRACTOR	ACTER AND DIGIT ROUTINE
					RAM IS AN INTERRUPT ROUTINE WHICH
					BIT IS SET. THE ROUTINE GETS THE
					DBB AND DEFINES BOTH THE DIGIT AND
					AYED. THIS IS DONE BY MEANS OF A
					ND A DISPLAY MAP FOR DIGIT AND CHARACTER
					RATION IS TAKEN FOR A DECIMAL POINT WHICH IS
					ING CHARACTER IN THE DISPLAY MAP. REGISTER
					ACCUMULATOR IS SAVED UPON ENTERING
					A WORD HAS BEEN FULLY DEFINED THE ACCUMULATOR
		181 ; AND	IHE PRE-I	MIERROPI REGI	ISTER BANK IS RESTURED.
0036	DE	183 INPU	T. CEI	RB1	REGISTER BANK 1
0038		184	MOV	R7, A	SAVE ACCUMULATOR
0038		185	IN	A, DBB	GET DATA
0039		186		R2, A	SAVE DATA WORD
003A		187	SWAP	A	DEFINE DIGIT LOCATION
003B		188	RR	A TIPLE	A DEL THE DIGIT COCHTON
	5307	189	ANL	A, #07H	TIVE HER SHIT :
	4338	190	ORL	A, #38H	AT ACTRICAL APPORTS LEGISLES IN
0040		191	MOV	RO, A	DIGIT LOCATION IN DIGIT POINTER
0041	200	192	MOV	A, R2	; SAVED DATA WORD TO ACCUMULATOR
0042	531F	193	ANL	A, #1FH	DEFINE CHARACTER LOOK-UP-TABLE LOC.
0044	E3	194	MOVP3	A, @A	GET CHARACTER
0045	AA	195	MOV	R2, A	; SAVE CHARACTER
0046	D37F	196	XRL	A, #7FH	; IS CHARACTER DECIMAL POINT
0048	C64E	197	JZ	DPOINT	MANAGEM (
004A	FA	198	MOV	A, R2	; SAVED CHARACTER TO ACCUMULATOR
004B	AO	199	MOV	@RO, A	CHARACTER TO DISPLAY MAP
004C	0451	200	JMP	RETURN	1
004E		201 DPOI	NT: MOV	A, R2	SAVED CHARACTER TO ACCUMULATOR
004F		202	ANL	A, @RO	; "AND" WITH OLD CHARACTER
0050		203	MOV	ero, A	BACK TO DISPLAY MAP
0051		204 RETU		A, R7	RESTORE ACCUMULATOR
0052	93	205	RETR		
		206 ; ***		*****	*****************************
		207 \$EJE	C I		

ISIS-I	I MCS-4	B/UPI-41	MACRO AS	SEMBLE	R, V3.0		PAC	9E	6									
LOC	UEO	LIN	E	SOURCE	E STATEME	ENT												
			8 ; ****	*****	*****		*****		***	***	***	***		*****				
			9 ;	1 004-1	ID TABLE		K-UP TABL			05		LID	7 41 D	DODAM				
							NE THE CO											
							LECTED CH								NE.			
							USE OF TH											
							NS IT IS								11100			
			5 ;		713144	BULLINGS.		100		70.11	-							
		21	6				; **	***	*SE	GME	NTS	***	****					
0300	)	21	7	DRG	300H		; DP	G	F	E	D	C	BA					
0300	CO	21	B CHO:	DB	осон		11	1	0	0	0	0	0 0					
0301	F9	21	9 CH1:	DB	OF9H		11	1	1	1	1	0	0 1					
0302			O CH2:	DD	OA4H		, .	0	1	0	0	1	0 0					
0303			1 CH3:		овон		, .	0	1	1	0	0	0 0					
0304			2 CH4:					0	0	1	1	0	0 1					
0305			3 CH5:	DB	92H		11	0	0	1	0	0	1 0					
0306			4 CH6:	DB	82H		; 1	0	0	0	0	0	1 0					
0307		22			OFBH		11	1	1	1	1	0	0 0					
0305			6 CH8: 7 CH9:	DB	80H		; 1	0	0	0	0	0	0 0					
0304			B CHA:		98H 88H		; 1	0	0	1	1	0	0 0					
030E			9 CHB:				; 1	0	0	0	0	0	1 1					
0300			O CHC:	DB	0C6H			1	0	0	0	1	1 0					
0301			1 CHD:	DB	OA1H		1 1	o	1	0	0	0	0 1					
030E			2 CHE:	W. W.			; 1	0	Ô	0	0	1	1 0					
030F			3 CHF:	DB	86H			0	0	0	1	1	1 0					
0310			4 CHDP:	nn	75.1		; 0	1	1	1	1	1	1 1					
0311	C2	23	5 CHG:	DB	OC2H		; 1	1	0	0	0	0	1 0					
0312	89	23	6 CHH:	DB	89H		; 1	0	0	0	1	0	0 1					
0313		23	7 CHI:	DB	OFBH		; 1	1	1	1	1	0	1 1					
0314			8 CHJ:	DB	0E1H		; 1	1	1	0	0	0	0 1					
0315			9 CHL:	DB	OC7H		; 1	1	0	0	0	1	1 1					
0316			O CHN:	DB	OABH		; 1	0	1	0	1	0	1 1					
0317			1 CHO:	DB	HEAO		; 1		1	0	0	0	1 1					
0318			2 CHP: 3 CHR:	DB	8CH OAFH		; 1		0		1	1	0 0					
0314			4 CHT:	DB	87H		; 1	0	1		1	1	1 1					
0315			5 CHU:	DB	OC1H		; 1	1	0	0	0	0	0 1					
0310			6 CHY:	DB	91H		- 11	0		1	0	0	0 1					
0311			7 CHDASH		OBFH		, 1	0	1	1	1	1	1 1					
031E	FD	24	8 CHAPOS	B: DB	OFDH		; 1	1	1	1	1	1	0 1					
031F	FF	24	9 BLANK:	DB	OFFH		, 1	1	1	1	1	1	1 1					
		25	0 ; ****	*****	****	****	****	***	***	***	***	***	*****	****	***	+		
		25	1	END														
uoen -	NAME OF																	
BLANK	YMBOLS	BLKMAP	0005	0110	0000	0114	0004	011						108			0115	
CH6	0316		000E 0307	CHO	0300	CH1	0301	CH2		03			CH3	0303	CH4	0304	CH5	0305
CHD	030D	CHDASH		CHBP	0308	CH9 CHE	0309 030E	CHA		03			CHAPOS	031E	CHB	030B 0312	CHC	0300
CHJ	0300		0315	CHDF	0316	CHD	0302	CHP		03			CHG	0311	CHH	0312 031A	CHU	0313 031B
CHY	0310	DISPLA		DPOINT		INPUT			URN				SETIME		START	0009	TIME	FFF1

ASSEMBLY COMPLETE, NO ERRORS

LOC OBJ

SOURCE STATEMENT LINE 1 \$MOD41A 3; \*\*\*\*\* 6; THIS PROGRAM USES THE UPI-41A AS A SENSOR MATRIX CONTROLLER.
7; IT HAS MONITORING CAPABILITIES OF UP TO 128 SENSORS. THE COORDINATE
8; AND SENSOR STATUS OF EACH DETECTED CHANGE IS AVAILABLE TO THE MASTER 9 ; MICROPROCESSOR IN A SINGLE BYTE. A 40X8 FIFO GUEUE IS PROVIDED FOR 10 ; DATA BUFFERING. BOTH HARDWARE OR POLLED INTERRUPT METHODS CAN BE USED 11 ; TO NOTIFY THE MASTER OF A DETECTED SENSOR CHANGE. 12 ; 13: 14 : 15 REGISTER DEFINITIONS: 16 ; REGISTER RBG RBI 17 : PO MATRIX MAP POINTER NOT USED 18 : FIFO POINTER SCAN ROW SELECT 10 R1 NOT USED 20 . 02 NOT USED COLUMN COUNTER 21 : R3 NOT USED FIFO-IN 22 : RA NOT USED 23 ; R5 FIFO-OUT NOT USED CHANGE WORD 24 : R6 NOT USED COMPARE 25 ; NOT USED 26 ; 29 ; PORT PIN DEFINITIONS: 30 ; 31 PIN PORT 1 FUNCTION PIN PORT 2 FUNCTION 32 . ---33 : PO-7 COLUMN LINE INPUTS PO-3 ROW SELECT OUTPUTS 34 : P4 FIFO NOT EMPTY INTERRUPT 35 ; P5 OBF INTERRUPT 36 : P6-7 37 ; 40 SEJECT



PAGE 3

OC OBJ	LINE	SOURCE	STATEMENT	
	79 ; *****	*****	****	***
	81 ;		INI	TIALIZATION
	83; THE PI 84; THIS 85; MAP, F 86; AS AN 87; WRITTI 88; OF ALI	INITIALI IFO AND INPUT P EN TO CC THE RC	ZATION SECTION ROW SCANNING AR ORT FOR THE COL DIVEY A FIFO EMP OWS IN THE SENSO	
	92 ; ***** 93 ;	*****	********	****
000	94	ORG	0	
000 B83F	95 INITMX		RO, #3FH	MATRIX MAP POINTER REGISTER, TOP ADDRESS
002 BAOF	96	MOV	R2, #OFH	SCAN ROW SELECT REGISTER, TOP ROW
004 BC08	97	MOV	R4, #FIFOBA	FIFO INPUT ADDRESS REGISTER, BOTTOM OF FI
006 BD2F	98	MOV	R5, #FIFOTA	FIFO OUTPUT ADDRESS REGISTER, TOP OF FIFO
008 B9FF	99	ORL	P1, #OFFH	; INITIALIZE PORT 1 HIGH FOR INPUTS
00A 2300	100	MOV	A, #00H	; INITIALIZE STATUS REGISTER, FIFO EMPTY
00C 90	101	MOV	STS, A	; WRITE TO STATUS REGISTER, BITS 4-7
OOD FA	102 FILLMX	MOV	A, R2	SCAN ROW SELECT TO ACCUMULATOR
00E 3A	103	OUTL	P2, A	OUTPUT SCAN ROW SELECT TO PORT 2
00F 09	104	IN	A, P1	; INPUT COLUMN STATUS PORT 1
010 A0	105	MOV	ero, A	LOAD MATRIX MAP WITH COLUMN STATUS
011 FA	106	MOV	A, R2	CHECK SCAN ROW SELECT REGISTER VALUE FOR
012 C618	107	JZ	OBFINT	; IF O ENABLE OBF INTERRUPT
014 CB 015 CA	108	DEC	RO	DECREMENT TO NEXT MATRIX MAP ADDRESS
015 CA 016 040D	109	JMP	R2 FILLMX	; DECREMENT TO SCAN NEXT ROW ; FILL NEXT MATRIX MAP ADDRESS
018 BA10	111 OBFINT		R2, #10H	BIT 4 HIGH IN ROW SCAN SELECT REGISTER
01A FA	112	MOV	A, R2	ROW SCAN SELECT VALUE TO ACCUMULATOR
01B 3A	113	DUTL	P2, A	; INITIALIZE PORT 2, BIT 4 FOR "EN FLAGS"
01C F5	114	EN	FLAGS	ENABLE OBF INTERRUPT PORT 2, BIT 4

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0

```
PAGE
ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0
                               LINE
                                                   SOURCE STATEMENT
                                 117 ; *************************
                                 118;
                                 119;
                                                                            SCAN AND COMPARE
                                 120 ;
                                 121 ; THE FOLLOWING CODE IS THE SCAN AND COMPARE SECTION OF THE PROGRAM.
                                122 ; UPON ENTERING THIS SECTION A CHECK IS MADE TO SEE IF THE ENTIRE MATRIX
123 ; HAS BEEN SCANNED. IF SO THE REGISTERS THAT MAINTAIN THE MATRIX MAP AND ROW
124 ; SCANNING ARE RESET TO THE BEGINNING OF THE SENSOR MATRIX. IF THE ENTIRE
125 ; MATRIX HASNT BEEN SCANNED THE REGISTERS INCREMENT TO SCAN THE NEXT ROW.
                                125; MATRIX HASNT BEEN SCANNED THE REGISTERS INCREMENT TO SCAN THE NEXT ROW.
126; FROM THIS POINT ON THE ROW SCAN SELECT REGISTER IS USED FOR TWO FUNCTIONS.
127; BITS 0-3 FOR SCANNING AND BITS 4 AND 5 FOR THE EXTERNAL INTERRUPTS. THUSLY
128; ALL USAGE OF THE REGISTERS IS DONE BY LOGICALLY MASKING IT SO AS TO ONLY
129; AFFECT THE FUNCTION DESIRED. ONCE THE REGISTERS ARE RESET, ONE ROW OF THE
130; SENSOR MATRIX IS SCANNED. A DELAY IS EXECUTED TO ADJUST FOR SCAN TIME
131; (DEBOUNCE). A BYTE OF COLUMN STATUS IS THEN READ INTO THE MATRIX MAP.
132; AT THE TIME THE NEW COLUMN STATUS IS COMPARED TO THE OLD. THE RESULT IS
133; STORED IN THE COMPARE REGISTER. THE PROGRAM IS THEN ROUTED ACCORDING TO
                                                                                                                                                           THUSLY
                                       WHETHER OR NOT A CHANGE WAS DETECTED.
                                 134
                                 135 ;
                                 136 ; ****
                                                       ****
                                 137
                                 138 ADJREG: MOV
                                                                  A, R2
                                                                                            SCAN ROW SELECT TO ACCUMULATOR
   001D FA
   001E 530F
                                                                                            CHECK FOR O SCAN VALUE ONLY, NOT INTERRUPT
                                 139
                                                     ANL
                                                                  A, #OFH
                                                                                            ; IF O RESET REGISTERS
; DECREMENT MATRIX MAP POINTER
; DECREMENT SCAN ROW SELECT
   0020 C626
                                 140
                                                     JZ
                                                                  RSETRG
                                 141
   0022 CB
                                                     DEC
                                                                  RO
   0023 CA
                                 142
                                                     DEC
                                                                  R2
   0024 0420
                                 143
                                                                  SCANMX
                                                                                             SCAN MATRIX
                                 144 RSETRG
   0026 B83F
                                                    MOV
                                                                  RO, #3FH
                                                                                            RESET MATRIX MAP POINTER REGISTER, TOP ADDRESS
   0028 FA
                                 145
                                                                                            SCAN ROW SELECT TO ACCUMULATOR
                                                     MOV
                                                                  A, RZ
   0029 430F
                                 146
                                                                  A, #OFH
                                                                                            ; RESET SCAN ROW SELECT, NO INTERRUPT CHANGE
                                                                                            SCAN ROW SELECT REGISTER SCAN ROW SELECT TO ACCUMULATOR
   002B AA
                                 147
                                                     MOV
                                                                  R2, A
   002C FA
                                 148 SCANMX
                                                    MOV
                                                                  A. R2
   002D 3A
                                                     OUTL
                                                                  P2, A
                                                                                             OUTPUT SCAN ROW SELECT TO PORT 2
                                 150
151 DELAY2:
   002E BBOF
                                                     MOV
                                                                  R3, #SCANTM
                                                                                             SET DELAY FOR OUTPUT SCAN TIME
   0030 FB30
                                                                  R3, DELAY2
                                                    DJN7
                                                                                            : DEL AY
   0032 09
                                                                                            ; INPUT COLUMN STATUS FROM PORT 1 TO ACCUMULATOR
                                 152
                                                     IN
                                                                  A.PI
                                                                                            STORE NEW COLUMN STATUS SAVE OLD IN ACCUMULATOR COMPARE OLD WITH NEW COLUMN STATUS
SAVE COMPARE RESULT IN COMPARE REGISTER
   0033 20
                                 153
                                                     хсн
                                                                  A. eRO
   0034 DO
                                 154
                                                     XRL
                                                                  A, eRO
R7, A
   0035 AF
                                 155
                                                     MOV
   0036 C669
                                 156
                                                                  CHFFUL
                                                                                            ; IF THE SAME, CHECK IF FIFO IS FULL
```

157 158 \$EJECT

```
ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 PAGE 5
  LOC OBJ
                             LINE
                                              SOURCE STATEMENT
                            159 ; ************************
                               160 ;
                                                                       CHANGE WORD ENCODING
                               161 ;
                               162 ;
                               163 ; THE FOLLOWING CODE IS THE CHANGE WORD ENCODING SECTION.
                               163; THE FOLLOWING CODE IS THE CHANGE WORD ENCODING SECTION. THIS
164; SECTION IS ONLY EXECUTED IF A CHANGE WAS DETECTED. THE COLUMN COUNTER
165; IS SET AND DECREMENTED TO DESIGNATE EACH OF THE 8 COLUMNS. THE COMPARE
166; REGISTER IS LOOKED AT ONE BIT AT A TIME TO FIND THE EXACT LOCATION OF
167; THE CHANGE(S). WHEN A CHANGE IS FOUND IT IS ENCODED BY GIVING IT A
168; COORDINATE FOR ITS LOCATION. THIS IS DONE BY COMBINING THE PRESENT VALUE
169; IN THE ROW SCAN SELECT REGISTER AND THE COLUMN COUNTER. THE ACTUAL STATUS
170; OF THAT SENSOR IS ESTABLISHED BY LOOKING AT THE CORRESPONDING BYTE IN
171; THE MATRIX MAP. THIS STATUS IS COMBINED WITH THE COORDINATE TO ESTABLISH
172; THE CHANGE WORD. THE CHANGE WORD IS THEN STORED IN THE CHANGE WORD REGISTER
                               173 ;
                               175 ;
   0038 BB08
                               176
                                                  MOV
                                                              R3, #08H
                                                                                      SET COLUMN COUNTER REGISTER TO 8
                                                                                       DECREMENT COLUMN COUNTER
COLUMN STATUS TO ACCUMULATOR
ROTATE COLUMN STATUS RIGHT
                               177 RRLOOK: DEC
   003A CB
                                                              R3
                                                              A, eRO
   003B F0
                            178
                                                  MOV
   003C 77
                                                  RR
   003D A0
                               180
                                                  MOV
                                                              ero, A
                                                                                       ROTATED COLUMN STATUS BACK TO MATRIX MAP
                                                                                       ; COMPARE REGISTER VALUE TO ACCUMULATOR ; ROTATE COMPARE VALUE RIGHT ; ROTATED COMPARE VALUE TO COMPARE REGISTER
   003E FF
                               181
                                                  MOV
                                                              A, R7
   003F 77
                               182
                                                  RR
                                                              A
   0040 AF
                               183
                                                  MOV
   0041 F245
                               184
                                                  JB7
                                                              ENCODE
                                                                                       TEST BIT 7 IF CHANGE DETECTED ENCODE CHANGE WORD
                                                                                       ; IF NO CHANGE IS DETECTED CHECK FOR FIFO FULL ; SCAN ROW SELECT TO ACCUMULATOR OCCOXXXX
   0043 0469
                               185
                                                  .IMP
                                                              CHFFUL
   0045 FA
                               186 ENCODE: MOV
                                                              A. R2
   0046 530F
                                                              A, #OFH
                                                                                       ROTATE ONLY SCAN VALUE
                               187
                                                  ANL
   0048 E7
                               188
                                                                                       ROTATE LEFT
                                                                                                                                           OOOXXXXO
  0049 F7
                               189
                                                  RI
                                                                                       ROTATE LEFT
                                                                                                                                           OOXXXXOO
   004A E7
                                                                                                                                           OXXXXOOO
                               190
                                                                                       ROTATE LEFT
                                                  RL
   004B 4B
                               191
                                                 ORL
                                                              A, R3
                                                                                       ESTABLISH MATRIX COORDINANT
                                                                                       ;(OR) COLUMN COUNTER VALUE WITH ACCUMULATOR ;SAVE COORDINANT IN CHANGE WORD REGISTER ;COLUMN STATUS FROM MATRIX MAP TO ACCUMULATOR
                               192
  004C AE
                                                  MOV
                               193
                                                              R6, A
  004D F0
                               194
                                                 MOV
                                                              A, @RO
   004E 5380
                               195
                                                              A, #80H
                                                                                       O ALL BITS BUT BIT 7
                                                  ANL
                                                              A, R6
                                                                                       ; (OR) SENSOR STATUS WITH COORDINATE FOR COMPLETED CHANGE WORD
  0050 4F
                               196
                                                  ORL
  0051 AF
                               197
                                                 MOV
                                                              R6, A
                                                                                       SAVE CHANGE WORD
                                                                                                                                            XXXXXXXX
                               198
                               199 SEJECT
```

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 PAGE 6 DO STANDARDE CASE

LOC	OBJ		LINE		SOURCE S	TATEMENT	
							***********
							MANAGEMENT
							O-DBBOUT MANAGEMENT SECTION OF THE
							AN ENCODED CHANGE WORD AND LOADS IT INTO
							INTERRUPT IS THEN SET AND THE FIFO-IN
							FULL CONDITION IS THEN CHECKED FOR AND
							THE FIFO AND OBF HAVE CHANGE WORDS THE
							AS CHANGED. IF THE FIFO ISNT FULL COLUMN
							F CONDITIONS ARE CHECKED. THE FIFO-OUT
							LOADED IF THE FIFO ISNT EMPTY AND OBF ISNT
							ION, PROGRAM FLOW IS ROUTED BACK TO THE TO SCAN THE NEXT ROW.
				; THE SU		UNFARE SECTION	
							************
				;			
0052	FC				MOV	A. P4	
0053			218	20,12,	MOV	R1. A	CIED BOINTED HEED FOR INDUIT
0054	FE		219		MOV	A. R6	CHANGE WORD TO ACCUMULATOR
0055	A1		220		MOV	@R1, A	LOAD FIFO AT FIFO INPUT ADDRESS
0056	2310	)	221	STATNE:	MOV	A, #10H	BIT 4 FOR FIFO NOT EMPTY
0058	90		222		MOV	STS, A	WRITE TO STATUS REGISTER, FIFO NOT EMPTY
0059	8A20	0.00	223	INTRH1:	ORL	P2, #20H	CHANGE WORD TO ACCUMULATOR  LOAD FIFO AT FIFO INPUT ADDRESS  BIT 4 FOR FIFO NOT EMPTY  WRITE TO STATUS REGISTER, FIFO NOT EMPTY  FIFO NOT EMPTY INTERRUPT PORT 2-5 HIGH  ROW SCAN SELECT TO ACCUMULATOR
005B	FA		224		MOV	A, R2	ROW SCAN SELECT TO ACCUMULATOR
0030	4320	100				A, #2UH	SAVE INTERRUPT, NU CHANGE TO SCAN VALUE
	AA		226	ADJFIN:	MOV	R2, A	ROW SCAN SELECT REGISTER
	232F		227	ADJF IN:	MOV	A, #FIFUTA	FIFO TOP ADDRESS TO ACCUMULATOR
	DC C667					A, K4	FIFO TOP ADDRESS TO ACCUMULATOR COMPARE WITH CURRENT FIFO INPUT ADDRESS FIF THE SAME RESET FIFO INPUT REGISTER REXT FIFO INPUT ADDRESS
0044	10		229		TAIC	RSFFIN	NEXT FIED INDUT ADDRESS
0065	0449		231		IMP	CHEELII	CHECK FIED FILL
0067	BCOB		232	RSEETN	MOV	RA. #FIFORA	CHECK FIFO FULL RESET FIFO INPUT REGISTER, BOTTOM OF FIFO
0069	FC		233	RSFFIN: CHFFUL:	MOV		
006A	DD		234 235		XRL	A, R5	;FIFO INPUT ADDRESS TO ACCUMULATOR ;COMPARE INPUT WITH OUTPUT FIFO ADDRESS ;IF NOT SAME CHECK COLUMN COUNTER VALUE ;IF OBF IS 1 THEN CHECK OBF
006B	967D		235		JNZ	CHCNTR	; IF NOT SAME CHECK COLUMN COUNTER VALUE
006D	866D		236	CHOBF1:	JOBF	CHOBF1	; IF OBF IS 1 THEN CHECK OBF
	232F		237	ADJFOT:	MOV	A, #FIFOTA	FIFO TOP ADDRESS TO ACCUMULATOR COMPARE TOP TO OUTPUT FIFO ADDRESS
0071			238		XRL	A, R5	COMPARE TOP TO OUTPUT FIFO ADDRESS
	C677		239		JZ	RSFFOT	, IF THE SAME RESET FIFO OUTPUT REGISTER
	1D		240		INC	RSFFOT R5 LOADDB	NEXT FIFO OUTPUT ADDRESS
	0479 BD08		241		JMP	LUADDB	LOAD DBBOUT
0077			242	RSFFOT:	MOV	R5, #FIFOBA	RESET FIFO OUTPUT ADDRESS TO BOTTOM OF FIFO OUTPUT FIFO ADDRESS TO ACCUMULATOR
007A				LONDDB.		A, R5 R1, A	FIFO POINTER USED FOR OUTPUT
007B			245		MOV	A, @R1 DBB, A	CHANGE WORD TO ACCUMULATOR
007C			246		OUT	DBB, A	CHANGE WORD TO ACCUMULATOR CHANGE WORD TO DBBOUT COLUMN COUNTER TO ACCUMULATOR
007D	FB		247	CHCNTR:			COLUMN COUNTER TO ACCUMULATOR
007E	963A		248		JNZ	RRLOOK	; COLUMN COUNTER TO ACCOMMULATOR ; IF NOT O FINISH CHANGE WORD ENCODING ; FIFO BOTTOM ADDRESS TO ACCUMULATOR
0080	2308			CHFFEM:	MOV	A, #FIFOBA	FIFO BOTTOM ADDRESS TO ACCUMULATOR
			250				
			251	\$EJECT			

#### ADDI ICATIONIC

				** ***					
LOC	OBJ	LINE	SOURCE STATE	MENT					
0082	DC	252	XRL A, R		COMPARE FIFO INP	UT ADDRESS WITH	FIFO BOTTOM AD	D	
0083	CABC	253	JZ ADJF	FEM	IF THE SAME, ADJ	JUST TO CHECK FO	R FIFO EMPTY		
0085	FC	254	MOV A, R	THE THE THE	FIFO INPUT ADDRE	SS TO ACCUMULAT	DR		
0086	07	255	DEC A		DECREMENT FIFO I	NPUT ADDRESS IN	ACCUMULATOR		
0087	DD	256	XRL A, R	5	COMPARE INPUT TO	OUTPUT FIFO AD	DRESSES		
0088	C691	257	JZ STA	TMT	; IF SAME, WRITE ST	ATUS REGISTER F	OR FIFO EMPTY		
008A	049C	258	JMP CHOI	BF2	CHECK OBF				
0080	232F	259 ADJFEM	1: MOV A, #F	FIFOTA	FIFO TOP ADDRESS	TO ACCUMULATOR			
00BE	DD	260	XRL A.R.	5 MA 19414 311	COMPARE TOP TO D	DUTPUT FIFO ADDR	ESS		
008F	969C	261	JNZ CHOI	BF2	; IF NOT SAME THEN	FIFO IS NOT EM	PTY, CHECK OBF		
0091	2300	262 STATMT	: MOV A, #0	НОС	CLEAR BIT O FOR	FIFO EMPTY			
0093	90	263	MOV STS.	A	WRITE TO STATUS	REGISTER			
0094	9ADF	264 INTRLO	: ANL P2,	#ODFH	FIFO EMPTY, INTE	RRUPT PORT 2-5	LOW		
0096	FA	265	MOV A, R	2 384 MADE D	SCAN ROW SELECT	TO ACCUMULATOR			
0097	53DF	266	ANL A, #0	DDFH	SAVE INTERRUPT,	NO CHANGE TO SC	AN VALUE		
0099	AA	267	MOV R2,	A	SCAN ROW SELECT	REGISTER			
009A	041D	268	JMP ADJI	REG	ADJUST REGISTERS	3			
009C	861D	269 CHOBF2	: JOBF ADJI	REG	; IF OBF=1 THEN AD	JUST REGISTERS			
009E	046F	270	JMP ADJI	FOT	ADJUST FIFO OUT	ADDRESS TO LOAD	DBBOUT		
		271							
		272							
USER SY	MBOLS								
ADJFEM	0080	ADJFIN 005F	ADJFOT 006F	ADJREG 001	D CHCNTR 007D	CHFFEM 0080	CHFFUL 0069	CHOBF1	006D
CHOBF2	009C	DELAY2 0030	ENCODE 0045	FIFOBA 000	8 FIFOTA 002F	FILLMX OOOD	INITMX 0000	INTRH1	0059
INTRLO	0094	LOADDB 0079	LOADFF 0052	OBFINT 001	B RRLOOK 003A	RSETRG 0026	RSFFIN 0067	RSFFOT	0077
SCANMX	0020	SCANTM OOOF	STATMT 0091	STATNE 005					

SCANMX 002C SCANTM 000F STATMT 0091 STATME 005
ASSEMBLY COMPLETE, NO ERRORS

# PROGRAMMABLE KEYBOARD INTERFACE


- Simultaneous Keyboard and Display Operations
- Interface Signals for Contact and Capacitive Coupled Keyboards
- 128-Key Scanning Logic
- 10.7msec Matrix Scan Time for 128 Keys and 6MHz Clock
- **Eight Character Keyboard FIFO**

This application is a general purpose programmable keyboard and display interface device designed for use with 8-bit microprocessors like the MCS-80 and MCS-85. The keyboard portion can provide a scanned interface to 128-key contact or capacitive-coupled keyboards. The keys are fully debounced with N-key rollover and programmable error generation on multiple new key closures. Keyboard entries are stored in an 8-character FIFO with overrun sta-

- N-Key Rollover with Programmable Error Mode on Multiple New Closures
- Sixteen or Eight Character Seven-Segment Display Interface
- Right or Left Entry Display RAM
- **Depress/Release Mode Programmable**
- Interrupt Output on Key Entry

tus indication when more than 8 characters are entered. Key entries set an interrupt request output to the master CPU.

The display portion of the UPI-41A provides a scanned display interface for LED, incandescent and other popular display technologies. Both numeric displays and simple indicators may be used. The UPI-41A has a 16×4 display RAM which can be



6-47

loaded or interrogated by the CPU. Both right entry calculator and left entry typewriter display formats are possible. Both read and write of the display RAM can be done with auto increment of the display RAM address.

# **ORDERING INFORMATION:**

This part may be ordered as an 8041A with ROM code number 8278. The source code is available through Insite.

Throughout this application of the UPI-41A, it will be referred to by its ROM code number, 8278. The 8278 is packaged in a 40-pin DIP. The following is a brief functional description of each pin.

#### PRINCIPLES OF OPERATION

The following is a description of the major elements of the Programmable Keyboard/Display interface device. Refer to the block diagram in Figure 1.

#### I/O Control and Data Buffers

The I/O control section uses the  $\overline{CS}$ ,  $A_0$ ,  $\overline{RD}$ , and  $\overline{WR}$  lines to control data flow to and from the various internal registers and buffers (see Table 2). All data flow to and from the 8278 is enabled by  $\overline{CS}$ . The 8-bits of information being transferred by the CPU is identified by  $A_0$ . A logic one means information is command or status. A logic zero means the information is data.  $\overline{RD}$  and  $\overline{WR}$  determine the direction of data flow through the Data Bus Buffer (DBB). The

Table 1. Pin Description

Signal	Pin. No.	Туре	Name and Function
D <sub>0</sub> -D <sub>7</sub>	12-19	I/O	Data Bus: Three-state, bi-directional data bus lines used to transfer data and commands between the CPU and the 8278.
WR	10	I	Write: Write strobe which enables the master CPU to write data and commands between the CPU and the 8278.
RD	8	I	Read: Read strobe which enables the master CPU to read data and status from the 8278 internal registers.
CS	6	I	Chip Select: Chip select input used to enable reading and writing to the 8278.
A <sub>0</sub>	9	I	Control/Data: Address input used by the CPU to indicate control or data.
RESET	4	I	Reset: A low signal on this pin resets the 8278.
X <sub>1</sub> , X <sub>2</sub>	2,3	I	Freq. Reference Inputs: Inputs for crystal, L-C or external timing signal to determine internal oscillator frequency.
IRQ	23	0	Interrupt Request: Interrupt Request Output to the master CPU. In the keyboard mode the IRQ line goes low with each FIFO read and returns high if there is still information in the FIFO or an ERROR has occurred.
M <sub>0</sub> –M <sub>6</sub>	27-33	0	Matrix Scan Lines: Matrix scan outputs. These outputs control a decoder which scans the key matrix columns and the 16 display digits. Also, the Matrix scan outputs are used to multiplex the return lines from the key matrix.
RL =	1	I	Keyboard Return Line: Input from the multiplexer which indicates whether the key currently being scanned is closed.
HYS	22	0	Hysteresis: Hysteresis output to the analog detector. (Capacitive keyboard configuration). A "0" means the key currently being scanned has already been recorded.
KCL	34	0	Key Clock: Key Clock output to the analog detector (capacitive keyboard configura- tion) used to reset the detector before scanning a key.
SYNC OO	11	0	Output Clock: High frequency (400 kHz) output signal used in the key scan to detect a closed key (capacitive keyboard configuration).
B <sub>0</sub> -B <sub>3</sub>	35-38	0	<b>Display Outputs:</b> These four lines contain binary coded decimal display information synchronized to the keyboard column scan. The outputs are for multiplexed digital displays.
ERROR	24	0	Error Signal: This line is high whenever two new key closures are detected during a single scan or when too many characters are entered into the keyboard FIFO. It is reset by a system RESET pulse or by a "1" input on the CLR pin or by the CLEAR ERROR command.
CLR	39	I	Clear Error: Input used to clear an ERROR condition in the 8278.
BP	21	0	Tone Enable: Tone enable output. This line is high for 10ms following a valid key closure; it is set high and remains high during an ERROR condition.
VCC, VDD	40,26	I	<b>Power:</b> $+5$ volt power input: $+5V \pm 10\%$ .
GND	20,7	I	Ground: Signal ground.

DBB register is a bi-directional 8-bit buffer register which connects the internal 8278 bus buffer register to the external bus. When the chip is not selected  $(\overline{CS} = 1)$  the DBB is in the high impedance state. The DBB acts as an input when  $(\overline{RD}, \overline{WR}, \overline{CS}) = (1, 0, 0)$  and an output when  $(\overline{RD}, \overline{WR}, \overline{CS}) = (0, 1, 0)$ .

Table 2. I/O Control and Data Buffers

CS	Ao	WR	RD	Condition
0	0	1	0	Read DBB Data
0	1	1	0	Read STATUS
0	0	0	1	Write Data to DBB
0	1	0	1	Write Command to DBB
1	X	X	X	Disable 8278 Bus, High Impedance

#### Scan Counter

The scan counter provides the timing to scan the keyboard and display. The four MSB's (M<sub>3</sub>-M<sub>6</sub>) scan the display digits and provide column scan to the keyboard via a 4 to 16 decoder. The three LSB's (M<sub>0</sub>-M<sub>2</sub>) are used to multiplex the row return lines into the 8278.

#### **Keyboard Debounce and Control**

The 8278 system configuration is shown in Figure 3. The rows of the matrix are scanned and the outputs

are multiplexed by the 8278. When a key closure is detected, the debounce logic waits about 12 msec to check if the key remains closed. If it does, the address of the key in the matrix is transferred into a FIFO buffer.

#### FIFO and FIFO Status

The 8278 contains an 8×8 FIFO character buffer. Each new entry is written into a successive FIFO location and each is then read out in the order of entry. A FIFO status register keeps track of the number of characters in the FIFO and whether it is full or empty. Too many reads or key entries will be recognized as an error. The status can be read by a  $\overline{\text{RD}}$  with  $\overline{\text{CS}}$  low and A0 high. The status logic also provides a IRQ signal to the master processor whenever the FIFO is not empty.

#### **Display Address Registers and Display RAM**

The Display Address registers hold the address of the word currently being written or read by the CPU and the two 4-bit nibbles being displayed. The read/write addresses are programmed by CPU command. They also can be set to auto increment after each read or write. The display RAM can be directly read by the CPU after the correct mode and address is set. Data entry to the display can be set to either left or right entry.




Figure 3. System Configuration for Capacitive-Coupled Keyboard





Figure 4. System Configuration for Contact Keyboard

#### COMMANDS

The 8278 operating mode is programmed by the master CPU using the A<sub>0</sub>, WR and D<sub>0</sub>-D<sub>7</sub> inputs as shown below:



The master CPU presents the proper command on the  $D_0$ - $D_7$  data lines with  $A_0$  =1 and then sends a  $\overline{WR}$  pulse. The command is latched by the 8278 on the rising edge of the  $\overline{WR}$  and is decoded internally to set the proper operating mode. See the 8041A/8741A data sheet for timing details.

# **Command Summary**

KEYBOARD/DISPLAY MODE SET

CODE O O O N E I D K

Where the mode set bits are defined as follows:

K—the keyboard mode select bit

0-normal key entry mode

1—special function mode: Entry on key closure and on key release

D-the display entry mode select bit

0-left display entry

1-right display entry

I—the interrupt request (IRQ) output enable bit.

0-enable IRQ output

1—disable IRQ output

E-the error mode select bit

0-error on multiple key depression

1-no error on multiple key depression

N-the number of display digits select

0—16 display digits

1-8 display digits

### NOTE:

The default mode following a RESET input is all bits zero:

		_		_			
0	0	0	0	0	0	0	0

#### **READ FIFO COMMAND**

CODE 0 1 0 0 0 0 0 0

#### READ DISPLAY COMMAND

CODE 0 1 1 AI A3 A2 A1 A0

Where AI indicates Auto Increment and A<sub>3</sub>-A<sub>0</sub> is the address of the next display character to be read out.

AI = 1 AUTO increment AI = 0 no AUTO increment

#### WRITE DISPLAY COMMAND

CODE



Where AI indicates Auto Increment and A<sub>3</sub>-A<sub>0</sub> is the address of the next display character to be written.

#### CLEAR/BLANK COMMAND

CODE



Where the command bits are defined as follows:

CE = Clear ERROR

CF = Clear FIFO

CD = Clear Display to all High


BD = Blank Display to all High

UD = Unblank Display

The display is cleared and blanked following a Reset.


#### **Status Read**

The status register in the 8278 can be read by the master CPU using the A<sub>0</sub>,  $\overline{RD}$ , and D<sub>0</sub>-D<sub>7</sub> inputs as shown below:



The 8278 places 8-bits of status information on the  $D_0$ - $D_7$  lines following  $(A_0, \overline{CS}, \overline{RD}) = 1, 0, 0$  inputs from the master.

# **Status Format**



Where the status bits are defined as follows:

IBF = Input Buffer Full Flag

OBF = Output Buffer Full Flag

KE = Keyboard Error Flag (multiple depression)

B = BUSY Flag

 $S_3-S_0 = FIFO Status$ 

#### STATUS DESCRIPTION

The S<sub>3</sub>-S<sub>0</sub> status bits indicate the number of entries (0 to 8) in the 8-level FIFO. A FIFO overrun will lock status at 1111. The overrun condition will prevent further key entries until cleared.

A multiple key closure error will set the KE flag and prevent further key entries until cleared.

The IBF and OBF flags signify the status of the 8278 data buffer registers used to transfer information (data, status or commands) to and from the master CPU.

The IBF flag is set when the master CPU writes Data or Commands to the 8278. The IBF flag is cleared by the 8278 during its response to the Data or Command.

The OBF flag is set when the 8278 has output data ready for the master CPU. This flag is cleared by a master CPU Data READ.

The Busy flag in the status register is used as a LOCKOUT signal to the master processor during response to any command or data write from the master.

The master must test the Busy flag before each read (during a sequence) to be sure that the 8278 is ready with valid DATA.

The ERROR and TONE outputs from the 8278 are set high for either type of error. Both types of error are cleared by the CLR input, by the CLEAR ERROR command, or by a reset. The FIFO and Display buffers are cleared independently of the Errors.


FIFO status is used to indicate the number of characters in the FIFO and to indiate whether an error has occurred. Overrun occurs when the entry of another character into a full FIFO is attempted. Underrun occurs when the CPU tries to read an empty FIFO. The character read will be the last one entered. FIFO status will remain at 0000 and the error condition will not be set.

#### **Data Read**

The master CPU can read DATA from the 8278 FIFO or Display buffers by using the  $A_0$ ,  $\overline{RD}$ , and  $D_0$ - $D_7$  inputs.

The master sends a  $\overline{RD}$  pulse with  $A_0=0$  and CS=0 and the 8278 responds by outputting data on lines  $\underline{D_0}$ -D7. The data is strobed by the trailing edge of  $\overline{RD}$ .


the command, the master must read STATUS and test the BUSY flag and the OBF flag to verify that the 8278 has responded to the previous command. A typical DATA READ sequence is as follows:



After the first read following a Read Display or Read FIFO command, successive reads may occur as soon as OBF rises.

#### **Data Write**


The master CPU can write  $\overline{DATA}$  to the 8278 Display buffers by using the A<sub>0</sub>,  $\overline{WR}$  and D<sub>0</sub>-D<sub>7</sub> inputs as follows:



The master CPU presents the Data on the D<sub>0</sub>-D<sub>7</sub> lines with  $A_0$ =0 and then sends a  $\overline{WR}$  pulse. The data is latched by the 8278 on the rising edge of  $\overline{WR}$ .

#### **DATA WRITE SEQUENCE**

Before writing data to the 8278, the master CPU must first send a command to select the desired display entry mode and to specify the address of the next data byte. Following the commands, the master must read STATUS and test the BUSY flag (B) and IBF flag to verify that the 8278 has responded. A typical sequence is shown below.



# INTERFACE CONSIDERATIONS Scanned Keyboard Mode

With N-key rollover each key depression is treated independently from all others. When a key is depressed the debounce logic waits for a full scan of 128 keys and then checks to see if the key is still down. If it is, the key is entered into the FIFO.

If two key closures occur during the same scan the ERROR output is set, the KE flag is set in the Status word, the TONE output is activated and IRQ is set, and no further inputs are accepted. This condition is cleared by a high signal on the CLEAR input or by a system RESET input or by the CLEAR ERROR command.


In the special function mode both the key closure and the key release cause an entry to the FIFO. The release is entered with the MSB=1.

Any key entry triggers the TONE output for 10ms.

The HYS and KCL outputs enable the analog multiplexer and detector to be synchronized for interface to capacitive coupled keyboards.

#### **Data Format**

In the scanned keyboard mode, the code entered into the FIFO corresponds to the position or address of the switch in the keyboard. The MSB is relevant only for special function keys in which code "0" signifies closure and "1" signifies release. The next four bits are the column count which indicates which column the key was found in. The last three bits are from the row counter.



# Display

Display data is entered into a 16×4 display register and may be entered from the left, from the right or




Figure 5. Keyboard Timing




Figure 6. Key Entry and Error Timing




Figure 7. Display Timing

into specific locations in the display register. A new data character is put out on  $B_0$ - $B_3$  each time the  $M_6$ - $M_3$  lines change (i.e., once every 0.75ms with a 6 MHz crystal). Data is blanked during the time the column select lines change by raising the display outputs. Output data is positive true.

#### LEFT ENTRY

The left entry mode is the simplest display format in that each display position in the display corresponds to a byte (or nibble) in the Display RAM. ADDRESS 0 in the RAM is the left-most display character and ADDRESS 15 is the right-most display character. Entering characters from position zero causes the display to fill from the left. The 17th character is entered back in the left-most position and filling again proceeds from there.

#### **RIGHT ENTRY**

Right entry is the method used by most electronic calculators. The first entry is placed in the rightmost display character. The next entry is also placed in the right-most character after the display is shifted left one character. The left-most character is shifted off the end and is lost.

					•	DISPLAY
	1	2	14	15	0	RAM ADDRESS
1ST ENTRY					1	ADDRESS
	2	3	15	0	1	er-parameter and
2ND ENTRY				1	2	
	3	4	0	1	2	
3RD ENTRY			1	2	3	
	0	1	13	14	15	
16TH ENTRY	1	2	14	15	16	nd Error
	1	2	14	15	0	
17TH ENTRY	2	3	15	16	17	
	2	3	15	0	1	
18TH ENTRY	3	4	16	17	18	

Note that now the display position and register address do not correspond. Consequently, entering a character to an arbitrary position in the Auto Increment mode may have unexpected results. Entry starting at Display RAM ADDRESS 0 with sequential entry is recommended. A Clear Display command should be given before display data is entered if the number of data characters is not equal to 16 (or 8) in this mode.

#### **AUTO INCREMENT**

In the Left Entry mode, Auto Incrementing causes the address where the CPU will next write to be incremented by one and the character appears in the next location. With non-Auto Incrementing the entry is both to the same RAM address and display position. Entry to an arbitrary address in the Left Entry—Auto Increment mode has no undesirable side effects and the result is predictable:

	0	1	2	3	4	5	6	7	DISPLAY RAM
1ST ENTRY	1							)	ADDRESS
	0	1	2	3	4	5	6	7	
2ND ENTRY	1	2				7		-	
	0	1	2	3	4	5	6	7	
10010101	1	2							

#### **ENTER NEXT AT LOCATION 5 AUTO INCREMENT**

	0	1	2	3	4	5	6	7
3RD ENTRY	1	2				3		
	0	1	2	3	4	5	6	7
4TH ENTRY		2				3	4	

In the Right Entry mode, Auto Incrementing and non-Incrementing have the same effect as in the Left Entry except that the address sequence is interrupted.

	1	2	3	4	5	6	7	0	DISPLAY RAM
1ST ENTRY	erugi	9						1	ADDRESS
	2	3	4	5	6	7	0	1	
2ND ENTRY							1	2	]
	2	3	4	5	6	7	0	1	
10010101							1	2	

#### **ENTER NEXT AT LOCATION 5 AUTO INCREMENT**

	3	4	5	6	7	0	1	2
3RD ENTRY	1		3			1	2	
	4	5	6	7	0	1	2	3
4TH ENTRY		3	4		1	2		-

Starting	at	an	arbitrary	location	operates	as	shown
below.							

COMMAND 10010101	0	1	2	3	4	5	6	7	RAM ADDRES
ENT	TER NE	XT A	T LOC	CATIO	N 5 A	UTO	INCR	EMEN	I IT
	1	2	3	4	5	6	7	0	
1ST ENTRY					1				
	2	3	4	5	6	7	0	1	
2ND ENTRY				1	2				
8TH ENTRY	4	5	6	7	8	1	2	3	
9TH ENTRY	5	6	7	8	9	2	3	4	

Entry appears to be from the initial entry point.

# CHAPTER 7 DATA SHEETS



CHAPTER 7 DATA SHEETS





# 8041A/8641A/8741A UNIVERSAL PERIPHERAL INTERFACE 8-BIT MICROCOMPUTER


- 8-Bit CPU plus ROM, RAM, I/O, Timer and Clock in a Single Package
- One 8-Bit Status and Two Data Registers for Asynchronous Slave-to-Master Interface
- DMA, Interrupt, or Polled Operation Supported
- 1024 × 8 ROM/EPROM, 64 × 8 RAM, 8-Bit Timer/Counter, 18 Programmable I/O Pins
- Fully Compatible with MCS-48<sup>™</sup>, MCS-80<sup>™</sup>, MCS-85<sup>™</sup>, and MCS-86<sup>™</sup> Microprocessor Families
- Interchangeable ROM and EPROM Versions
- 3.6 MHz 8741A-8 Available
- Expandable I/O
- RAM Power-Down Capability
- Over 90 Instructions: 70% Single Byte
- Single 5V Supply

The Intel® 8041A/8741A is a general purpose, programmable interface device designed for use with a variety of 8-bit microprocessor systems. It contains a low cost microcomputer with program memory, data memory, 8-bit CPU, I/O ports, timer/counter, and clock in a single 40-pin package. Interface registers are included to enable the UPI device to function as a peripheral controller in MCS-48<sup>TM</sup>, MCS-80<sup>TM</sup>, MCS-86<sup>TM</sup>, and other 8-bit systems.


The UPI-41A<sup>TM</sup> has 1K words of program memory and 64 words of data memory on-chip. To allow full user flexibility the program memory is available as ROM in the 8041A version or as UV-erasable EPROM in the 8741A version. The 8741A and the 8041A are fully pin compatible for easy transition from prototype to production level designs. The 8641A is a one-time programmable (at the factory) 8741A which can be ordered as the first 25 pieces of a new 8041A order. The substitution of 8641A's for 8041A's allows for very fast turnaround for initial code verification and evaluation results.

The device has two 8-bit, TTL compatible I/O ports and two test inputs. Individual port lines can function as either inputs or outputs under software control. I/O can be expanded with the 8243 device which is directly compatible and has 16 I/O lines. An 8-bit programmable timer/counter is included in the UPI device for generating timing sequences or counting external inputs. Additional UPI features include: single 5V supply, low power standby mode (in the 8041A), single-step mode for debug (in the 8741A), and dual working register banks.

Because it's a complete microcomputer, the UPI provides more flexibility for the designer than conventional LSI interface devices. It is designed to be an efficient controller as well as an arithmetic processor. Applications include keyboard scanning, printer control, display multiplexing and similar functions which involve interfacing peripheral devices to microprocessor systems.



 Two Data Bus Buffers, one for input and one for output. This allows a much cleaner Master/Slave protocol.



2. 8 Bits of Status



ST<sub>4</sub>-ST<sub>7</sub> are user definable status bits. These bits are defined by the "MOV STS, A" single byte, single cycle instruction. Bits 4-7 of the accumulator are moved to bits 4-7 of the status register. Bits 0-3 of the status register are not affected.




 RD and WR are edge triggered. IBF, OBF, F<sub>1</sub> and INT change internally after the trailing edge of RD or WR.



 P<sub>24</sub> and P<sub>25</sub> are port pins or Buffer Flag pins which can be used to interrupt a master processor. These pins default to port pins on Reset.

If the "EN FLAGS" instruction has been executed,  $P_{24}$  becomes the OBF (Output Buffer Full) pin. A "1" written to  $P_{24}$  enables the OBF pin (the pin outputs the OBF Status Bit). A "0" written to  $P_{24}$  disables the OBF pin (the pin remains low). This pin can be used to indicate that valid data is available from the UPI-41A (in Output Data Bus Buffer).

If "EN FLAGS" has been executed,  $P_{25}$  becomes the  $\overline{\rm IBF}$  (Input Buffer Full) pin. A "1" written to  $P_{25}$  enables the  $\overline{\rm IBF}$  pin (the pin outputs the inverse of the IBF Status Bit). A "0" written to  $P_{25}$  disables the  $\overline{\rm IBF}$  pin (the pin remains low). This pin can be used to indicate that the UPI-41A is ready for data.




DATA BUS BUFFER INTERRUPT CAPABILITY



 P<sub>26</sub> and P<sub>27</sub> are port pins or DMA handshake pins for use with a DMA controller. These pins default to port pins on Reset.

If the "EN DMA" instruction has been executed, P<sub>26</sub> becomes the DRQ (DMA ReQuest) pin. A "1" written to P<sub>26</sub> causes a DMA request (DRQ is activated). DRQ is deactivated by DACK·RD, DACK·WR, or execution of the "EN DMA" instruction.

If "EN DMA" has been executed,  $P_{27}$  becomes the DACK (DMA ACKnowledge) pin. This pin acts as a chip select input for the Data Bus Buffer registers during DMA transfers.



DMA HANDSHAKE CAPABILITY



# PIN DESCRIPTION

Signal	Description Page 1997
D <sub>0</sub> – D <sub>7</sub> (BUS)	Three-state, bidirectional DATA BUS BUFFER lines used to interface the UPI-41A to an 8-bit master system data bus.
P <sub>10</sub> -P <sub>17</sub>	8-bit, PORT 1 quasi-bidirectional I/O lines.
P <sub>20</sub> -P <sub>27</sub>	8-bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits ( $P_{20}-P_{23}$ ) interface directly to the 8243 I/O expander device and contain address and data information during PORT 4–7 access. The upper 4 bits ( $P_{24}-P_{27}$ ) can be programmed to provide Interrupi Request and DMA Handshake capability. Software control can configure $P_{24}$ as OBF (Output Buffer Full), $P_{25}$ as $\overline{\rm IBF}$ (Input Buffer Full), $P_{26}$ as DRC (DMA Request), and $P_{27}$ as $\overline{\rm DACK}$ (DMA ACKnowledge).
WR	I/O write input which enables the master CPU to write data and command words to the UPI-41A INPUT DATA BUS BUFFER.
RD	I/O read input which enables the master CPU to read data and status words from the OUTPUT DATA BUS BUFFER or status register.
CS	Chip select input used to select one UPI-41A out of several connected to a common data bus.
A <sub>0</sub>	Address input used by the master processor to indicate whether byte transfer is data or command.
TEST 0, TEST 1	Input pins which can be directly tested using conditional branch instructions.
	$\rm T_1$ also functions as the event timer input (under software control). $\rm T_0$ is used during PROM programming and verification in the 8741A.
XTAL1, XTAL2	Inputs for a crystal, LC or an external timing signal to determine the internal oscillator frequency.
SYNC	Output signal which occurs once per UPI-41A in- struction cycle. SYNC can be used as a strobe for external circuitry; it is also used to synchronize single step operation.
EA	External access input which allows emulation testing and PROM/ROM verification.
PROG	Multifunction pin used as the program pulse input during PROM programming.
	During I/O expander access the PROG pin acts as an address/data strobe to the 8243.
RESET	Input used to reset status flip-flops and to set the program counter to zero.
	RESET is also used during PROM programming and verification.
SS	Single step input used in the 8741A in conjunction with the SYNC output to step the program through each instruction.
/ <sub>cc</sub>	+ 5V main power supply pin.
V <sub>DD</sub>	+5V during normal operation. +25V during programming operation. Low power standby pin in ROM version.
V <sub>SS</sub>	Circuit ground potential.

# UPI™ INSTRUCTION SET

Mnemonic	Description	Bytes	Cycle
ACCUMULATO	R genta exionatino ri		111
ADD A.Rr	Add register to A	1	1
ADD A.@Rr	Add data memory to A	1	8 1
ADD A,#data	Add immediate to A	2	2
ADDC A,Rr	Add register to A with carry	8 1	1
ADDC A,@Rr	Add data memory to A with carr	ry 1	1
ADDC A,#data	Add immed. to A with carry	2	2
ANL A,Rr	AND register to A	1	1
ANL A,@Rr	AND data memory to A	. 1	1
ANL A,#data	AND immediate to A	2	2
ORL A,Rr	OR register to A	1	1
ORL A,@Rr	OR data memory to A	1	
ORL A,#data	OR immediate to A	2	2
XRL A,Rr	Exclusive OR register to A	5 1	1
XRL A,@Rr	Exclusive OR data memory to A		1
XRL A,#data	Exclusive OR immediate to A	2	2
INC A	Increment A	1	1
DEC A	Decrement A	1	1
CLR A	Clear A	1	
CPL A	Complement A	1	1
DA A	Decimal Adjust A	1	1
SWAP A	Swap nibbles of A	Tai	
RL A RLC A	Rotate A left through carry	1	
RR A	Rotate A left through carry Rotate A right	1	
RRC A	Rotate A right through carry	1	1
TITIO A	notate A right through carry		
INPUT/OUTPU	IT .		
IN A.Pp	Input port to A	1	2
OUTL Pp.A	Output A to port	1	2
ANL Pp,#data	AND immediate to port	2	2
ORL Pp.#data	OR immediate to port	2	2
IN A.DBB	Input DBB to A, clear IBF	1	1
OUT DBB.A	Output A to DBB, set OBF	1	1
MOV STS,A	A <sub>4</sub> -A <sub>7</sub> to Bits 4-7 of Status	1	1
MOVD A.Pp	Input Expander port to A	1	2
MOVD Pp.A	Output A to Expander port	1	2
ANLD Pp,A	AND A to Expander port	1	2
ORLD Pp.A	OR A to Expander port	1	2
DATA MOVES			
MOV A.Rr	Move register to A	- 1	1
MOV A.@Rr	Move data memory to A	1	1
MOV A,#data	Move immediate to A	2	2
MOV Rr.A	Move A to register	1	1
MOV @Rr.A	Move A to data memory	1	1
	Move immediate to register	2	
	a Move immediate to data memor		2
MOV A,PSW	Move PSW to A	1	1
MOV PSW,A		1	1
XCH A,Rr	Exchange A and register	1	1
XCH A,@Rr	Exchange A and data memory	1	1
XCHD A,@Rr	Exchange digit of A and registe	r 1	1
MOVP A,@A	Move to A from current page	1	2
MOVP3, A,@A	Move to A from page 3	1	2
TIMER/COUNTI	ER		
T,A VON	Read Timer/Counter	1	1
A,T VON	Load Timer/Counter	1	1
STRT T	Start Timer	1	1
STRT CNT	Start Counter	1	1
STOP TCNT	Stop Timer/Counter	1	1
EN TCNTI	Enable Timer/Counter Interrupt	1	1
DIS TONTI	Disable Timer/Counter Interrupt	1	1
JIJ TUNII	Disable Timer/Counter Interrupt	1	

Mnemonic	Description	Bytes C	ycles	Mnemonic	Description	В	ytes	Cycles
CONTROL	New York and the second second	oknom	29042	CPL F0	Complement Flag 0		1	1
EN DMA	Enable DMA Handshake Lines	00.1s mm	1	CLR F1	Clear F1 Flag		1	1
EN I	Enable IBF Interrupt	1	1	CPL F1	Complement F1 Flag		1	1
DISI	Disable IBF Interrupt	1 18,A	1					
EN FLAGS	Enable Master Interrupts	1180 A	1					
SEL RB0	Select register bank 0	1.10 St. 0	100	BRANCH				
SEL RB1	Select register bank 1	1 18 4 5	1	JMP addr	Jump unconditional		2	2
NOP	No Operation	1	1	JMPP @A	Jump indirect		1	2
				DJNZ Rr. addr	Decrement register and jump		2	2
REGISTERS				JC addr	Jump on Carry = 1	s in the lifth	2	2
INC Rr	Increment register	1	1	JNC addr	Jump on Carry = 0		2	2
INC @ Rr	Increment data memory	1	1	JZ addr	Jump on A Zero		2	2
DEC Rr	Decrement register	11509.4	1	JNZ addr	Jump on A not Zero		2	2
				JT0 addr	Jump on T0 = 1		2	2
SUBROUTINE				JNT0 addr	Jump on T0 = 0		2	2
CALL addr	Jump to subroutine	2	2	JT1 addr	Jump on T1 = 1		2	2
RET	Return State and State average	1 1R.A	2	JNT1 addr	Jump on T1 = 0		2	2
RETR	Return and restore status	1,98.0	2	JF0 addr	Jump on F0 Flag = 1		2	2
				JF1 addr	Jump on F1 Flag = 1		2	2
FLAGS				JTF addr	Jump on Timer Flag = 1, Clea	rFlag	2	2
CLR C	Clear Carry	1	1	JNIBF addr	Jump on IBF Flag = 0	2Kindou At	2	2
CPL C	Complement Carry	1	1	JOBF addr	Jump on OBF Flag = 1		2	2
CLR F0	Clear Flag 0	1	1	JBb addr	Jump on Accumulator Bit		2	2




Figure 1. 8085A-8041A Interface




Figure 3. 8041A-8243 Keyboad Scanner




Figure 2. 8048-8041A Interface




Figure 4. 8041A Matrix Printer Interface

# ABSOLUTE MAXIMUM RATINGS\*

 \*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# D.C. AND OPERATING CHARACTERISTICS

 ${\rm T_{A}} = 0\,{\rm ^{\circ}C}\ {\rm to}\ 70\,{\rm ^{\circ}C},\ {\rm V_{SS}} = 0{\rm V},\ 8041{\rm A};\ {\rm V_{CC}} = {\rm V_{DD}} =\ +5{\rm V}\pm10\,\%,\ 8741{\rm A};\ {\rm V_{CC}} = {\rm V_{DD}} =\ +5{\rm V}\pm5\,\%$ 

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V <sub>IL</sub>	Input Low Voltage (Except XTAL1, XTAL2, RESET)	- 0.5	0.8	V	14434723
V <sub>IL1</sub>	Input Low Voltage (XTAL1, XTAL2, RESET)	- 0.5	0.6	V	eat-
V <sub>IH</sub>	Input High Voltage (Except XTAL1, XTAL2, RESET)	2.2	V <sub>CC</sub>		
V <sub>IH1</sub>	Input High Voltage (XTAL1, XTAL2, RESET)	3.8	V <sub>CC</sub>	V	100
V <sub>OL</sub>	Output Low Voltage (D <sub>0</sub> -D <sub>7</sub> )		0.45	V	I <sub>OL</sub> = 2.0 mA
V <sub>OL1</sub>	Output Low Voltage (P <sub>10</sub> P <sub>17</sub> , P <sub>20</sub> P <sub>27</sub> , Sync)		0.45	V	I <sub>OL</sub> = 1.6 mA
V <sub>OL2</sub>	Output Low Voltage (Prog)		0.45	V	I <sub>OL</sub> = 1.0 mA
V <sub>OH</sub>	Output High Voltage (D <sub>0</sub> -D <sub>7</sub> )	2.4	3	V	$I_{OH} = -400  \mu A$
V <sub>OH1</sub>	Output High Voltage (All Other Outputs)	2.4		V	$I_{OH} = -50 \mu\text{A}$
I <sub>IL</sub>	Input Leakage Current (T <sub>0</sub> , T <sub>1</sub> , RD, WR, CS, A <sub>0</sub> , EA)		± 10	μΑ	$V_{SS} \leq V_{IN} \leq V_{CC}$
I <sub>OZ</sub>	Output Leakage Current (D <sub>0</sub> -D <sub>7</sub> , High Z State)		± 10	μΑ	$V_{SS} + 0.45 \le V_{IN} \le V_{CC}$
ILI	Low Input Load Current (P <sub>10</sub> P <sub>17</sub> , P <sub>20</sub> P <sub>27</sub> )	DHR NI	0.5	mA	V <sub>IL</sub> = 0.8V
I <sub>LI1</sub>	Low Input Load Current (RESET, SS)		0.2	mA	V <sub>IL</sub> = 0.8V
I <sub>DD</sub>	V <sub>DD</sub> Supply Current		15	mA	Typical = 5 mA
Icc+IDD	Total Supply Current		125	mA	Typical = 60 mA

# A.C. CHARACTERISTICS

 $T_A = 0$  °C to 70 °C,  $V_{SS} = 0$ V, 8041A:  $V_{CC} = V_{DD} = +5$ V  $\pm$  10%, 8741A:  $V_{CC} = V_{DD} = +5$ V  $\pm$  5% DBB READ


Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t <sub>AR</sub>	CS, A <sub>0</sub> Setup to RDI	0	ALL	ns	THE HALL
t <sub>RA</sub>	CS, A <sub>0</sub> Hold After RD1	0		ns	
t <sub>RR</sub>	RD Pulse Width	250		ns	
t <sub>AD</sub>	CS, A <sub>0</sub> to Data Out Delay		225	ns	C <sub>L</sub> = 150 pF
t <sub>RD</sub>	RDI to Data Out Delay		225	ns	C <sub>L</sub> = 150 pF
t <sub>DF</sub>	RDt to Data Float Delay		100	ns	
t <sub>CY</sub>	Cycle Time (Except 8741A-8)	2.5	15	μS	6.0 MHz XTAL
t <sub>CY</sub>	Cycle Time (8741A-8)	4.17	15	μS	3.6 MHz XTAL

#### **DBB WRITE**


Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t <sub>AW</sub>	CS, A <sub>0</sub> Setup to WR↓	0		ns	
t <sub>WA</sub>	CS, A <sub>0</sub> Hold After WR1	0		ns	
t <sub>ww</sub>	WR Pulse Width	250		ns	
t <sub>DW</sub>	Data Setup to WR1	150		ns	
t <sub>WD</sub>	Data Hold After WR1	0		ns	

#### **WAVEFORMS**


#### 1. READ OPERATION—DATA BUS BUFFER REGISTER.



#### 2. WRITE OPERATION—DATA BUS BUFFER REGISTER.



# TYPICAL 8041/8741A CURRENT




# A.C. CHARACTERISTICS—PORT 2

 $T_A = 0$  °C to 70 °C, 8041A:  $V_{CC} = +5V \pm 10\%$ , 8741A:  $V_{CC} = +5V \pm 5\%$ 

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
tcp	Port Control Setup Before Falling Edge of PROG	110	siden 84	ns	THE STATE OF THE S
tpc	Port Control Hold After Falling Edge of PROG	100		ns	
tpR	PROG to Time P2 Input Must Be Valid		810	ns	
tpF	Input Data Hold Time	0	150	ns	
tDP	Output Data Setup Time	250		ns	11. 12. 12. 4110
tPD	Output Data Hold Time	65		ns	
tpp	PROG Pulse Width	1200		ns	


#### **PORT 2 TIMING**



# A.C. CHARACTERISTICS-DMA

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t <sub>ACC</sub>	DACK to WR or RD	0	selvana s	ns	10.36
t <sub>CAC</sub>	RD or WR to DACK	0 0 110	address	ns	10 17 19
t <sub>ACD</sub>	DACK to Data Valid	amming pul	225	ns	C <sub>L</sub> = 150 pF
t <sub>CRQ</sub>	RD or WR to DRQ Cleared	of The John	200	ns	TO RESTRUCT

# WAVEFORMS-DMA



7-7

### CRYSTAL OSCILLATOR MODE


# DRIVING FROM EXTERNAL SOURCE



CRYSTAL SERIES RESISTANCE SHOULD BE <75Ω AT 6 MHz; <180Ω AT 3.6 MHz.

BOTH XTAL1 AND XTAL2 SHOULD BE DRIVEN. RESISTORS TO  $V_{\rm CC}$  are needed to ensure  $V_{\rm IH}=3.8V$  if TTL circuitry is used.

# LC OSCILLATOR MODE



EACH C SHOULD BE APPROXIMATELY 20 pF, INCLUDING STRAY CAPACITANCE.

# PROGRAMMING, VERIFYING, AND ERASING THE 8741A EPROM

# **Programming Verification**

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL 1	Clock Input (1 to 6MHz)
Reset	Initialization and Address Latching
Test 0	Selection of Program or Verify Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input Data Output During Verify
P20-1	Address Input
$V_{DD}$	Programming Power Supply
PROG	Program Pulse Input

#### WARNING

An attempt to program a missocketed 8741A will result in severe damage to the part. An indication of a properly socketed part is the appearance of the SYNC clock output. The lack of this clock may be used to disable the programmer.

# The Program/Verify sequence is:

- 1.  $A_0 = 0V$ ,  $\overline{CS} = 5V$ , EA = 5V,  $\overline{RESET} = 0V$ ,  $\overline{TEST0} = 5V$ ,  $V_{DD} = 5V$ , clock applied or internal oscillator operating, BUS and PROG floating.
- 2. Insert 8741A in programming socket
- 3. TEST 0 = 0v (select program mode)
- 4. EA = 23V (activate program mode)
- 5. Address applied to BUS and P20-1
- 6. RESET = 5v (latch address)
- 7. Data applied to BUS
- 8. V<sub>DD</sub> = 25v (programming power)
- 9. PROG = 0v followed by one 50ms pulse to 23V
- 10. V<sub>DD</sub> = 5v
- 11. TEST 0 = 5v (verify mode)
- 12. Read and verify data on BUS
- 13. TEST 0 = 0v
- 14. RESET = 0v and repeat from step 5
- Programmer should be at conditions of step 1 when 8741A is removed from socket.

#### 8741A Erasure Characteristics

The erasure characteristics of the 8741A are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8741A in approximately 3 years while it would take approximately one week to cause erasure when exposed to direct sunlight. If the 8741A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which

should be placed over the 8741A window to prevent unintentional erasure.

The recommended erasure procedure for the 8741A is exposure to shortwave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15 w-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000  $\mu$ W/cm² power rating. The 8741A should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

# A.C. TIMING SPECIFICATION FOR PROGRAMMING

 $T_A = 25$  °C  $\pm 5$  °C,  $V_{CC} = 5V \pm 5$ %,  $V_{DD} = 25V \pm 1V$ 


Symbol	Parameter	Min.	Max.	Unit	Test Conditions
taw	Address Setup Time to RESET 1	4tcy			
twa	Address Hold Time After RESET 1	4tCy		internal .	Organ ()
tow	Data in Setup Time to PROG 1	4tCy	- 140002		
two	Data in Hold Time After PROG I	4tCy			
tpH	RESET Hold Time to Verify	4tcy			
tvddw	V <sub>DD</sub> Setup Time to PROG †	4tcy	To the second		
tvddh	V <sub>DD</sub> Hold Time After PROG ↓	0			- no tradeciments
tpw	Program Pulse Width	50	60	mS	11.0
t <sub>TW</sub>	Test 0 Setup Time for Program Mode	4tcy			
twr	Test 0 Hold Time After Program Mode	4tCy			
tpo	Test 0 to Data Out Delay		4tcy		
tww	RESET Pulse Width to Latch Address	4tcy		lake-	1,000,000
tr, tf	V <sub>DD</sub> and PROG Rise and Fall Times	0.5	2.0	μS	111815
tcy	CPU Operation Cycle Time	5.0		μS	
tre	RESET Setup Time Before EA 1.	4tCy	-		

Note: If TEST 0 is high, t<sub>DO</sub> can be triggered by RESET 1.


# D.C. SPECIFICATION FOR PROGRAMMING

 $T_A = 25$  °C  $\pm 5$  °C,  $V_{CC} = 5V \pm 5$ %,  $V_{DD} = 25V \pm 1V$ 

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
VDOH	V <sub>DD</sub> Program Voltage High Level	24.0	26.0	V	131M 0049 5 (c)
VDDL	V <sub>DD</sub> Voltage Low Level	4.75	5.25	V	1 × 30 5 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
VPH	PROG Program Voltage High Level	21.5	24.5	V	
VPL	PROG Voltage Low Level		0.2	V	
VEAH	EA Program or Verify Voltage High Level	21.5	24.5	V	
VEAL	EA Voltage Low Level	to reddle yo	5.25	ad egA	THE STATE LET
IDD	V <sub>DD</sub> High Voltage Supply Current		30.0	mA	and all supplied to the
IPROG	PROG High Voltage Supply Current	ticken tools	16.0	mA	- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1
IEA	EA High Voltage Supply Current	With a UFP	1.0	mA	o link a maio



#### VERIFY MODE (ROM/EPROM)



- 1. PROG MUST FLOAT IF EA IS LOW (i.e.,  $\pm 23V$ ), OR IF T0 = 5V FOR THE 8741A. FOR THE 8041A PROG MUST ALWAYS FLOAT.
- 2. XTAL1 AND XTAL 2 DRIVEN BY 3.6 MHz CLOCK WILL GIVE 4.17 #Sec toy. THIS IS ACCEPT-ABLE FOR 8741A-8 PARTS AS WELL AS STANDARD PARTS.
- 3. AO MUST BE HELD LOW (i.e., = 0V) DURING PROGRAM/VERIFY MODES.

The 8741A EPROM can be programmed by either of two Intel products:

- 1. PROMPT-48 Microcomputer Design Aid, or
- 2. Universal PROM Programmer (UPP series) peripheral of the Intellec® Development System with a UPP-848 Personality Card.



# 8243 MCS-48™ INPUT/OUTPUT EXPANDER

- Low Cost
- Simple Interface to MCS-48™ Microcomputers
- Four 4-Bit I/O Ports
- AND and OR Directly to Ports
- 24-Pin DIP
- Single 5V Supply
- High Output Drive
- Direct Extension of Resident 8048 I/O Ports


The Intel® 8243 is an input/output expander designed specifically to provide a low cost means of I/O expansion for the MCS-48™ family of single chip microcomputers. Fabricated in 5 volts NMOS, the 8243 combines low cost, single supply voltage and high drive current capability.

The 8243 consists of four 4-bit bidirectional static I/O ports and one 4-bit port which serves as an interface to the MCS-48 microcomputers. The 4-bit interface requires that only 4 I/O lines of the 8048 be used for I/O expansion, and also allows multiple 8243's to be added to the same bus.

The I/O ports of the 8243 serve as a direct extension of the resident I/O facilities of the MCS-48 microcomputers and are accessed by their own MOV, ANL, and ORL instructions.

#### PIN CONFIGURATION

# BLOCK DIAGRAM



#### PIN DESCRIPTION

Symbol	Pin No.	Function
PROG	7	Clock Input. A high to low transistion on PROG signifies that address and control are available on P20-P23, and a low to high transition signifies that data is available on P20-23.
CS	6	Chip Select Input. A high on CS inhibits any change of output or internal status.
P20-P23	11-8	Four (4) bit bi-directional port contains the address and con- trol bits on a high to low transition of PROG. During a low to high transition contains
		the data for a selected output port if a write operation, or the data from a selected port before the low to high transition if a
GND	12	
	Tilli	0 volt supply.
P40-P43 P50-P53 P60-P63 P70-P73	2-5 1,23-21 20-17 13-16	Four (4) bit bi-directional I/O ports. May be programmed to be input (during read), low impedance latched output (after write) or a tri-state (after read). Data on pins P20-23 may be directly written, ANDed or ORed with previous data.
V <sub>CC</sub>	24	+5 volt supply.

# FUNCTIONAL DESCRIPTION General Operation

The 8243 contains four 4-bit I/O ports which serve as an extension of the on-chip I/O and are addressed as ports 4-7. The following operations may be performed on these ports:

- Transfer Accumulator to Port.
- Transfer Port to Accumulator.
- AND Accumulator to Port.
- OR Accumulator to Port.

All communication between the 8048 and the 8243 occurs over Port 2 (P20-P23) with timing provided by an output pulse on the PROG pin of the processor. Each transfer consists of two 4-bit nibbles:

The first containing the "op code" and port address and the second containing the actual 4-bits of data.

A high to low transition of the PROG line indicates that address is present while a low to high transition indicates the presence of data. Additional 8243's may be added to the 4-bit bus and chip selected using additional output lines from the 8048/8748/8035.

#### Power On Initialization

Initial application of power to the device forces input/output ports 4, 5, 6, and 7 to the tri-state and port 2 to the input mode. The PROG pin may be either high or low when power is applied. The first high to low transition of PROG causes device to exit power on mode. The power on sequence is initiated if  $V_{CC}$  drops below 1V.

P21	P20	Address Code	P23	P22	Instruction Code
0	0	Port 4	0	0	Read
0	1	Port 5	0	1	Write
1	0	Port 6	1	0	ORLD
801	1	Port 7	1	1	ANLD

#### **Write Modes**

The device has three write modes. MOVD Pi, A directly writes new data into the selected port and old data is lost. ORLD Pi,A takes new data, OR's it with the old data and then writes it to the port. ANLD Pi,A takes new data AND's it with the old data and then writes it to the port. Operation code and port address are latched from the input port 2 on the high to low transition of the PROG pin. On the low to high transition of PROG data on port 2 is transferred to the logic block of the specified output port.

After the logic manipulation is performed, the data is latched and outputed. The old data remains latched until new valid outputs are entered.

## **Read Mode**

The device has one read mode. The operation code and port address are latched from the input port 2 on the high to low transition of the PROG pin. As soon as the read operation and port address are decoded, the appropriate outputs are tri-stated, and the input buffers switched on. The read operation is terminated by a low to high transition of the PROG pin. The port (4, 5, 6 or 7) that was selected is switched to the tri-stated mode while port 2 is returned to the input mode.

Normally, a port will be in an output (write mode) or input (read mode). If modes are changed during operation, the first read following a write should be ignored; all following reads are valid. This is to allow the external driver on the port to settle after the first read instruction removes the low impedance drive from the 8243 output. A read of any port will leave that port in a high impedance state.

# **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature65°C to +150°C
Voltage on Any Pin
With Respect to Ground0.5V to +7V
Power Dissipation

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0^{\circ} C \text{ to } 70^{\circ} C, V_{CC} = 5V \pm 10\%$ 


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
VIL	Input Low Voltage	-0.5	= 33AJ =	0.8	V	
VIH	Input High Voltage	2.0		V <sub>CC</sub> +0.5	V	
V <sub>OL1</sub>	Output Low Voltage Ports 4-7	-		0.45	V	I <sub>OL</sub> = 5 mA*
V <sub>OL2</sub>	Output Low Voltage Port 7	X		1	V	I <sub>OL</sub> = 20 mA
V <sub>OH1</sub>	Output High Voltage Ports 4-7	2.4			V	I <sub>OH</sub> = 240μA
I <sub>IL1</sub>	Input Leakage Ports 4-7	-10		20	μΑ	V <sub>in</sub> = V <sub>CC</sub> to 0V
I <sub>IL2</sub>	Input Leakage Port 2, CS, PROG	-10		10	μΑ	$V_{in} = V_{CC}$ to 0V
V <sub>OL3</sub>	Output Low Voltage Port 2			.45	V	I <sub>OL</sub> = 0.6 mA
Icc	V <sub>CC</sub> Supply Current	- DLIAN YUST	10	20	mA	+ 4
V <sub>OH2</sub>	Output Voltage Port 2	2.4				I <sub>OH</sub> = 100μA
loL	Sum of all IOL from 16 Outputs			80	mA	5 mA Each Pin


<sup>\*</sup>See following graph for additional sink current capability

# A.C. CHARACTERISTICS

 $T_A = 0$ °C to 70°C,  $V_{CC} = 5V \pm 10$ %

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
t <sub>A</sub>	Code Valid Before PROG	100		ns	80 pF Load
t <sub>B</sub>	Code Valid After PROG	60		ns	20 pF Load
t <sub>C</sub>	Data Valid Before PROG	200		ns	80 pF Load
t <sub>D</sub>	Data Valid After PROG	20		ns	20 pF Load
t <sub>H</sub>	Floating After PROG	0	150	ns	20 pF Load
t <sub>K</sub>	PROG Negative Pulse Width	700		ns	
tcs	CS Valid Before/After PROG	50		ns	
tpO	Ports 4-7 Valid After PROG		700	ns	100 pF Load
t <sub>LP1</sub>	Ports 4-7 Valid Before/After PROG	100		ns	
tACC	Port 2 Valid After PROG		650	ns	80 pF Load





# Sink Capability

The 8243 can sink 5 mA@.45V on each of its 16 I/O lines simultaneously. If, however, all lines are not sinking simultaneously or all lines are not fully loaded, the drive capability of any individual line increases as is shown by the accompanying curve.

For example, if only 5 of the 16 lines are to sink current at one time, the curve shows that each of those 5 lines is capable of sinking 9 mA@.45V (if any lines are to sink 9 mA the total IOI must not exceed 45 mA or five 9 mA loads).

Example: How many pins can drive 5 TTL loads (1.6 mA) assuming remaining pins are unloaded?

> $I_{OL} = 5 \times 1.6 \text{ mA} = 8 \text{ mA}$ εl<sub>OL</sub> = 60 mA from curve # pins =  $60 \text{ mA} \div 8 \text{ mA/pin} = 7.5 = 7$

In this case, 7 lines can sink 8 mA for a total of 56 mA. This leaves 4 mA sink current capability which can be divided in any way among the remaining 8 I/O lines of the 8243.

Example: This example shows how the use of the 20 mA sink capability of Port 7 affects the sinking capability of the other I/O lines.

> An 8243 will drive the following loads simultaneously.

2 loads - 20 mA@1V (port 7 only)

8 loads — 4 mA@.45V


6 loads - 3.2 mA@.45V


Is this within the specified limits?

 $\epsilon I_{OL} = (2 \times 20) + (8 \times 4) + (6 \times 3.2) = 91.2 \text{ mA}.$ From the curve: for  $I_{OL} = 4$  mA,  $\epsilon I_{OL} \approx 93$  mA since 91.2 mA < 93 mA the loads are within specified limits.

Although the 20 mA@1V loads are used in calculating ɛloL, it is the largest current required@.45V which determines the maximum allowable Eloi.

Note: A 10 to  $50K\Omega$  pullup resistor to +5V should be added to 8243 outputs when driving to 5V CMOS directly.





**USING MULTIPLE 8243's** 




# 8292 GPIB CONTROLLER


- Complete IEEE Standard 488 Controller Function
- Interface Clear (IFC) Sending Capability Allows Seizure of Bus Control and/or Initialization of the Bus
- Responds to Service Requests (SRQ)
- Sends Remote Enable (REN), Allowing Instruments to Switch to Remote Control
- Complete Implementation of Transfer Control Protocol
- Synchronous Control Seizure Prevents the Destruction of Any Data Transmission in Progress
- Connects with the 8291 to Form a Complete IEEE Standard 488 Interface Talker/Listener/Controller

The 8292 GPIB Controller is a microprocessor-controlled chip designed to function with the 8291 GPIB Talker/Listener to implement the full IEEE Standard 488 controller function, including transfer control protocol. The 8292 is a preprogrammed Intel® 8041A.

#### PIN CONFIGURATION



# **8291, 8292 SYSTEM DIAGRAM**



Symbol	1/0	Pin No.	Function
IFCL	1	1	IFC Received (latched) — The 8292 monitors the IFC Line (when not system controller) through this pin.
X <sub>1</sub> , X <sub>2</sub>	1	2, 3	Inputs for a crystal, LC or an exter- nal timing signal to determine the internal oscillator frequency.
RESET	T	4	Used to initialize the chip to a known state during power on.
CS	1	6	Chip Select Input — Used to select the 8292 from other devices on the common data bus.
RD	1	8	I/O write input which allows the master CPU to read from the 8292.
A <sub>0</sub>		9	Address Line — Used to select between the data bus and the status register during read operations
CALL LINE	0.01	18	and to distinguish between data and commands written into the 8292 during write operations.
WR	1	10	I/O read input which allows the master CPU to write to the 8292.
SYNC	0	11	8041A instruction cycle synchro- nization signal; it is an output clock with a frequency of XTAL+15.
D <sub>0</sub> -D <sub>7</sub>	1/0	12-19	8 bidirectional lines used for com- munication between the central processor and the 8292's data bus buffers and status register.
V <sub>SS</sub>	P.S.	7, 20	Circuit ground potential.
SRQ	I is	21	Service Request — One of the IEEE control lines. Sampled by the 8292 when it is controller in charge. If true, SPI interrupt to the master will be generated.
ATNI	ino:	22	Attention In — Used by the 8292 to monitor the GPIB ATN control line. It is used during the transfer control procedure.
ĪFC	1/0	23	Interface Clear — One of the GPIB management lines, as defined by IEEE Std. 488-1978, places all devices in a known quiescent state.
SYC	1	24	System Controller — Monitors the system controller switch.
CLTH	0	27	CLEAR LATCH Output — Used to clear the IFCR latch after being recognized by the 8292. Usually low (except after hardware Reset), it will be pulsed high when IFCR is recognized by the 8292.
ATNO	0	29	Attention Out — Controls the ATN control line of the bus through external logic for tcs and tca procedures. (ATN is a GPIB control line, as defined by IEEE Std. 488-1978.)

Symbol	1/0	Pin No.	Function
Vcc	P.S.	5, 26, 40	+5V supply input. ±10%.
COUNT	1	39	Count Input — When enabled by the proper command the internal counter will count external events through this pin. High to low transition will increment the internal counter by one. The pin is sampled
	eO	gnibn	once per three internal instruction cycles (7.5 µsec sample period when using 6 MHz XTAL). It can be used for byte counting when connected to NDAC, or for block
nd/or	8 16	Contra	counting when connected to the EOI.
REN	0	38	The Remote Enable bus signal selects remote or local control of the device on the bus. A GPIB bus
	ton		management line, as defined by IEEE Std. 488-1978.
DAV	1/0	37	DAV Handshake Line — Used during parallel poll to force the 8291 to accept the parallel poll status bits. It is also used during the tos procedure.
IBFI   OI	0	36	Input Buffer Not Full — Used to interrupt the central processor while the input buffer of the 8292 is empty. This feature is enabled and disabled by the interrupt mask register.
OBFI	0	35 MO	Output Buffer Full — Used as an interrupt to the central processor while the output buffer of the 8292 is full. The feature can be enabled and disabled by the interrupt mask register.
EOI2	I/O	34 WAD	End Or Identify — One of the GPIB management lines, as defined by IEEE Std. 488-1978. Used with ATN as Identify Message during parallel poll.
SPI	0	33	Special Interrupt — Used as an interrupt on events not initiated by the central processor.
TCI	0	117.15	Task Complete Interrupt — Interrupt to the control processor used to indicate that the task requested was completed by the 8292 and the information requested is ready in the data bus buffer.
CIC	0	SYC	Controller In Charge — Controls the S/R input of the SRQ bus transceiver. It can also be used to indicate that the 8292 is in charge of the GPIB bus.

7-18 00741C

# **GENERAL DESCRIPTION**

The 8292 is an Intel 8041A which has been programmed as a GPIB Controller interface element. It is used with the 8291 GPIB Talker/Listener and two 8293 GPIB Transceivers to form a complete IEEE-488 Bus Interface for a microprocessor. The electrical interface is performed by the transceivers, data transfer is done by the talker/listener, and control of the bus is done by the 8292. Figure 1 is a typical controller interface using Intel's GPIB peripherals.




Figure 1. Talker/Listener/Controller Configuration

The internal RAM in the 8041A is used as a special purpose register bank for the 8292. Most of these registers (except for the interrupt flag) can be accessed through commands to the 8292. Table 1 identifies the registers used by the 8292 and how they are accessed.

#### Interrupt Status Register

See S	1000	200		2001			
SYC	ERR	SRQ	EV	X	IFCR	IBF	OBF
-							D

The 8292 can be configured to interrupt the microprocessor on one of several conditions. Upon receipt of the interrupt the microprocessor must read the 8292 interrupt status register to determine which event caused the interrupt, and then the appropriate subroutine can be performed. The interrupt status register is read with  $A_0$  high. With the exception of OBF and IBF, these interrupts are enabled or disabled by the SPI interrupt mask. OBF and IBF have their own bits in the interrupt mask (OBFI and  $\overline{\text{IBFI}}$ ).

- OBF Output Buffer Full. A byte is waiting to be read by the microprocessor. This flag is cleared when the output data bus buffer is read.
- IBF Input Buffer Full. The byte previously written by the microprocessor has not been read yet by the 8292. If another byte is written to the 8292 before this flag clears, data will be lost. IBF is cleared when the 8292 reads the data byte.
- IFCR Interface Clear Received. The GPIB system controller has set IFC. The 8292 has become idle and is no longer in charge of the bus. The flag is cleared when the IACK command is issued.
- EV Event Counter Interrupt. The requested number of blocks or data bytes has been transferred. The EV interrupt flag is cleared by the IACK command.
- SRQ Service Request. Notifies the 8292 that a service request (SRQ) message has been received. It is cleared by the IACK command.
- ERR Error occurred. The type of error can be determined by reading the error status register. This interrupt flag is cleared by the IACK command.
- SYC System Controller Switch Change. Notifies the processor that the state of the system controller switch has changed. The actual state is contained in the GPIB Status Register. This flag is cleared by the IACK command.

# TABLE 1. 8292 REGISTERS.

READ FROM 8292

EAD F	ROM 82	292	INTE	RRUPT ST	ATUŞ		
SYC	ERR	SRQ	EV	X	IFCR	IBF	OBF
D <sub>7</sub>	18 30	gelf ps	E	RROR FLA	AG .	ask Re	D <sub>0</sub>
Х	×	USER	X	×	тоит3	TOUT <sub>2</sub>	TOUT
on fr	ram p	efft lis	CONT	ROLLER S	TATUS	NO er	niT ]
CSBS	CA	x	Х	SYCS	IFC	REN	SRQ
gog	data .	eta ge	GPIB	(BUS) ST	ATUS	baltiqu	nga
REN	DAV	EOI	X	SYC	IFC	ANTI	SRQ
	8 1	E	VENT C	COUNTER	STATUS	lyil q	ool
D	D	D	D	D	D	D	D
ni ni	01. 0	THUR ST	TIME	OUT STA	ATUS	nama	100
D	D	D	D	D	D	D	D

#### WRITE TO 8292

10			INTE	RRUPT M	ASK		
10	SPI	TCI	SYC	OBFI	IBFI	0	SRQ
D <sub>7</sub>	monte d neo	or to	ER	ROR MAS	sk	9 15	D <sub>0</sub>
0	0	USER	0	0 00	тоит3	TOUT <sub>2</sub>	TOUT <sub>1</sub>
EM))	ala im	e cune	СОМ	MAND FI	ELD	V-16	111 10
1	1	1	OP	С	С	С	С
			EVE	NT COUN	TER	na b	aliA
D	D	D	D	D	D	D	D
		TE.	dq	IME OUT	slic .	17.0	6/3
D	D	D	D	D	D	D	D

Note: These registers are accessed by a special utility command, see page 6.

0

0.

0

O'

Interrupt Mask Register

D<sub>7</sub>

_		_					_
-1	SPI	TCI	SYC	OBFI	IBFI	0	SRQ

The Interrupt Mask Register is used to enable features and to mask the SPI and TCI interrupts. The flags in the Interrupt Status Register will be active even when masked out. The Interrupt Mask Register is written when An is low and reset by the RINM command. When the register is read, D1 and D7 are undefined. An intertupt is enabled by setting the corresponding register bit.

Enable interrupts on SRQ received.

Enable interrupts on input buffer empty.

OBFI Enable interrupts on output buffer full.

Enable interrupts on a change in the system controller switch.

TCI Enable interrupts on the task completed.

Enable interrupts on special events.

NOTE: The event counter is enabled by the GSEC command, the error interrupt is enabled by the error mask register, and IFC cannot be masked (it will always cause an interrupt).

#### Controller Status Register

CSBS	CA	X	X	SYCS	IFC	REN	SRC
------	----	---	---	------	-----	-----	-----

The Controller Status Register is used to determine the status of the controller function. This register is accessed by the RCST command.

Service Request line active (CSRS).

REN Sending Remote Enable.

IFC Sending or receiving interface clear.

SYCS System Controller Switch Status (SACS).

Controller Active (CACS + CAWS + CSWS).

CSBS Controller Stand-by State (CSBS, CA) = (0,0) -Controller Idle

#### **GPIB Bus Status Register**

REN	DAV	EOI	X	SYC	IFC	ATNI	SRQ
D-7			MESONA T	182711			Do

This register contains GPIB bus status information. It can be used by the microprocessor to monitor and manage the bus. The GPIB Bus Register can be read using the RBST command.

Each of these status bits reflect the current status of the corresponding pin on the 8292.

SRQ Service Request

ATNI Attention In

IFC Interface Clear

System Controller Switch

FOL End or Identify

DAV Data Valid

REN Remote Enable

#### Event Counter Register

_								
D	7	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>

The Event Counter Register contains the initial value for the event counter. The counter can count pulses on pin 39 of the 8292 (COUNT). It can be connected to EOI or NDAC to count blocks or bytes respectively during standby state. A count of zero equals 256. This register cannot be read, and is written using the WEVC command.

#### **Event Counter Status Register**

г								_
	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>

This register contains the current value in the event counter. The event counter counts back from the initial value stored in the Event Counter Register to zero and then generates an Event Counter Interrupt. This register cannot be written and can be read using a REVC command.

# **Time Out Register**

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>

The Time Out Register is used to store the time used for the time out error function. See the individual timeouts (TOUT1, 2, 3) to determine the units of this counter. This Time Out Register cannot be read, and it is written with the WTOUT command.

# **Time Out Status Register**

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>

This register contains the current value in the time out counter. The time out counter decrements from the original value stored in the Time Out Register. When zero is reached, the appropriate error interrupt is generated. If the register is read while none of the time out functions are active, the register will contain the last value reached the last time a function was active. The Time Out Status Register cannot be written, and it is read with the RTOUT command.

#### Error Flag Register

Х	×	USER	X	×	тоит3	TOUT <sub>2</sub>	TOUT <sub>1</sub>
D-						100	D.

Four errors are flagged by the 8292 with a bit in the Error Flag Register. Each of these errors can be masked by the Error Mask Register. The Error Flag Register cannot be written, and it is read by the IACK command when the error flag in the Interrupt Status Register is set.

TOUT1 Time Out Error 1 occurs when the current controller has not stopped sending ATN after receiving the TCT message for the time period specified by the Time Out Register. Each count in the Time Out Register is at least 1800 toy. After flagging the error, the 8292 will remain in a loop trying to take control until the current controller stops sending ATN or a new command is written by the microprocessor. If a new command is written, the 8292 will return to the loop after executing it.

TOUT2 Time Out Error 2 occurs when the transmission between the addressed talker and listener has not started for the time period specified by the Time Out Register. Each count in the Time Out Register is at least 45 t<sub>CY</sub>. This feature is only enabled when the controller is in the CSBS state.

TOUT3 Time Out Error 3 occurs when the handshake signals are stuck and the 8292 is not succeeding in taking control synchronously for the time period specified by the Time Out Register. Each count in the Time Out Register is at least 1800 t<sub>CY</sub>. The 8292 will continue checking ATNI until it becomes true or a new command is received. After performing the new command, the 8292 will return to the ATNI checking loop.


USER User error occurs when request to assert IFC or REN was received and the 8292 was not the system controller.

#### **Error Mask Register**



The Error Mask Register is used to mask the interrupt from a particular type of error. Each type of error interrupt is enabled by setting the corresponding bit in the Error Mask Register. This register can be read with the RERM command and written with  $A_0$  low.

#### **Command Register**



Commands are performed by the 8292 whenever a byte is written with  $A_0$  high. There are two categories of commands distinguished by the OP bit (bit 4). The first category is the operation command (OP=1). These commands initiate some action on the interface bus. The second category is the utility commands (OP=0). These commands are used to aid the communication between the processor and the 8292.

# **OPERATION COMMANDS**

Operation commands initiate some action on the GPIB interface bus. It is using these commands that the control functions such as polling, taking and passing control, and system controller functions are performed. A TCI interrupt is generated upon successful completion of each of these functions.

### F0 — SPCNI — Stop Counter Interrupts

This command disables the internal counter interrupt so that the 8292 will stop interrupting the master on event counter underflows. However, the counter will continue counting and its contents can still be used.

#### F1 - GIDL - Go To Idle

This command is used during the transfer of control procedure while transferring control to another controller. The 8292 will respond to this command only if it is in the active state. ATNO will go high, and CIC will be high so that this 8292 will no longer be driving the ATN line on the GPIB interface bus.

#### F2 - RST - Reset

This command has the same effect as asserting the external reset on the 8292. For details, refer to the reset procedure described later.

#### F3 - RSTI - Reset Interrupts

This command resets any pending interrupts and clears the error flags. The 8292 will not return to any loop it was in (such as from the time out interrupts).

### F4 - GSEC - Go To Standby, Enable Counting

The function causes ATNO to go high and the counter will be enabled. If the 8292 was not the active controller, this command will exit immediately. If the 8292 is the active controller, the counter will be loaded with the value stored in the Event Counter Register, and the internal interrupt will be enabled so that when the counter reaches zero, the SPI interrupt will be generated. SPI will be generated every 256 counts thereafter until the controller exits the standby state or the SPCNI command is written. An initial count of 256 (zero in the Event Counter Register) will be used if the WEVC command is not executed. If the data transmission does not start, a TOUT2 error will be generated.

#### F5 - EXPP - Execute Parallel Poll

This command initiates a parallel poll by asserting ATN and EOI (IDY message) true. The 8291 should be previously configured as a listener. Upon detection of DAV true, the 8291 enters ACDS and latches the parallel poll response (PPR) byte into its data in register. The master will be interrupted by the 8291 BI interrupt when the PPR byte is available. No interrupts except the  $\overline{\rm IBFI}$  will be generated by the 8292. The 8292 will respond to this command only when it is the active controller.

#### F6 - GTSB - Go To Standby

If the 8292 is the active controller,  $\overline{\text{ATNO}}$  will go high then TCI will be generated. If the data transmission does not start, a TOUT2 error will be generated.

#### F7 - SLOC - Set Local Mode

If the 8292 is the system controller, then REN will be asserted false for at least 100  $\mu$ sec. If it is not the system controller, the User Error bit will be set in the Error Flag Register.

#### F8 - SREM - Set Interface To Remote Control

This command will set REN true if this 8292 is the system controller. If not, the User Error bit will be set in the Error Flag Register.

least 100  $\mu$ sec if this 8292 is the system controller. If it is in CIDS, it will take control over the bus (see the TCNTR command).

#### FA - TCNTR - Take Control

The transfer of control procedure is coordinated by the master with the 8291 and 8292. When the master receives a TCT message from the 8291, it should issue the TCNTR command to the 8292. The following events occur to take control:

- The 8292 checks to see if it is in CIDS, and if not, it exits
- Then ATNI is checked until it becomes high. If the current controller does not release ATN for the time specified by the Time Out Register, then a TOUT1 error is generated. The 8292 will return to this loop after an error or any command except the RST and RSTI commands.
- After the current controller releases ATN, the 8292 will assert ATNO and CIC low.
- Finally, the TCI interrupt is generated to inform the master that it is in control of the bus.

#### FC — TCASY — Take Control Asynchronously

TCAS transfers the 8292 from CSBS to CACS independent of the handshake lines. If a bus hangup is detected (by an error flag), this command will force the 8292 to take control (asserting ATN) even if the AH function is not in ANRS (Acceptor Not Ready State). This command should be used very carefully since it may cause the loss of a data byte. Normally, control should be taken synchronously. After checking the controller function for being in the CSBS (else it will exit immediately), ATNO will go low, and a TCI interrupt will be generated.

#### FD — TCSY — Take Control Synchronously

There are two different procedures used to transfer the 8292 from CSBS to CACS depending on the state of the 8291 in the system. If the 8291 is in "continuous AH cycling" mode (Aux. Reg. A0 = A1 = 1), then the following procedure should be followed:

- The master microprocessor stops the continuous AH cycling mode in the 8291;
- The master reads the 8291 Interrupt Status 1 Register;
- If the END bit is set, the master sends the TCSY command to the 8292;
- 4. If the END bit was not set, the master reads the 8291 Data In Register and then waits for another BI interrupt from the 8291. When it occurs, the master sends the 8292 the TCSY command.

If the 8291 is not in AH cycling mode, then the master just waits for a BI interrupt and then sends the TCSY command. After the TCSY command has been issued, the 8292 checks for CSBS. If CSBS, then it exits the routine. Otherwise, it then checks the DAV bit in the GPIB status. When DAV becomes false, the 8292 will

generated.

# FE - STCNI - Start Counter Interrupts

This command enables the internal counter interrupt. The counter is enabled by the GSEC command.

# **UTILITY COMMANDS**

All these commands are either Read or Write to registers in the 8292. Upon completion of Read commands, the TCI (Task Completed Interrupt) will be generated. Note that writing to the Error Mask Register and the Interrupt Mask Register are done directly.

#### E1 - WTOUT - Write To Time Out Register

The byte written to the data bus buffer (with  $A_0\!=\!0$ ) following this command will determine the time used for the time out function. Since this function is implemented in software, this will not be an accurate time measurement. This feature is enable or disable by the Error Mask Register. No interrupts except for the  $\overline{\rm IBFI}$  will be generated upon completion.

# E2 - WEVC - Write To Event Counter

The byte written to the data bus buffer (with  $A_0\!=\!0$ ) following this command will be loaded into the Event Counter Register and the Event Counter Status for byte counting or EOI counting. Only  $\overline{\text{IBFI}}$  will indicate completion of this command.

#### E3 - REVC - Read Event Counter Status

This command transfers the contents of the Event Counter into the data bus buffer. A TCI is generated when the data is available in the data bus buffer.

#### E4 - RERF - Read Error Flag Register

This command transfers the contents of the Error Flag Register into the data bus buffer. A TCI is generated when the data is available.

#### E5 — RINM — Read Interrupt Mask Register

This command transfers the contents of the Interrupt Mask Register into the data bus buffer. This register is available to the processor so that it does not need to store this information elsewhere. A TCI is generated when the data is available in the data bus buffer.

#### E6 — RCST — Read Controller Status Register

This command transfers the contents of the Controller Status Register into the data bus buffer and a TCI interrupt is generated.

#### E7 — RBST — Read GPIB Bus Status Register

This command transfers the contents of the GPIB Bus Status Register into the data bus buffer, and a TCI interrupt is generated when the data is available.

#### E9 — RTOUT — Read Time Out Status Register

This command transfers the contents of the Time Out Status Register into the data bus buffer, and a TCI interrupt is generated when the data is available.

# EA - RERM - Read Error Mask Register

This command transfers the contents of the Error Mask Register to the data bus buffer so that the processor does not need to store this information elsewhere. A TCI interrupt is generated when the data is available.

#### Interrupt Acknowledge

SYC	ERR	SRQ	EV	1	IFCR	1	1
D <sub>7</sub>					1	Y	Do

Each named bit in an Interrupt Acknowledge (IACK) corresponds to a flag in the Interrupt Status Register. When the 8292 receives this command, it will clear the SPI and the corresponding bits in the Interrupt Status Register. If not all the bits were cleared, then the SPI will be set true again. If the error flag is not acknowledged by the IACK command, then the Error Flag Register will be transferred to the data bus buffer, and a TCI will be generated.

NOTE: XXXX1X11 is an undefined operation or utility command, so no conflict exists between the IACK operation and utility commands.

#### SYSTEM OPERATION

#### 8292 To Master Processor Interface

Communication between the 8292 and the Master Processor can be either interrupt based communication or based upon polling the interrupt status register in predetermined intervals.

#### **Interrupt Based Communication**

Four different interrupts are available from the 8292:

**OBFI** Output Buffer Full Interrupt

IBFI Input Buffer Not Full Interrupt

TCI Task Completed Interrupt

SPI Special Interrupt

Each of the interrupts is enabled or disabled by a bit in the interrupt mask register. Since OBFI and IBFI are directly connected to the OBF and IBF flags, the master can write a new command to the input data bus buffer as soon as the previous command has been read.

The TCI interrupt is useful when the master is sending commands to the 8292. The pending TCI will be cleared with each new command written to the 8292. Commands sent to the 8292 can be divided into two major groups:

- Commands that require response back from the 8292 to the master, e.g., reading register.
- Commands that initiate some action or enable features but do not require response back from the 8292, e.g., enable data bus buffer interrupts.

With the first group, the TCI interrupt will be used to indicate that the required response is ready in the data bus buffer and the master may continue and read it. With the second group, the interrupt will be used to indicate completion of the required task, so that the master may send new commands.

The SPI should be used when immediate information or special events is required (see the Interrupt Status Register).

#### "Polling Status" Based Communication

When interrupt based communication is not desired, all interrupts can be masked by the interrupt mask register. The communication with the 8292 is based upon sequential poll of the interrupt status register. By testing the OBF and IBF flags, the data bus buffer status is determined while special events are determined by testing the other bits.

#### Receiving IFC

The IFC pulse defined by the IEEE-488 standard is at least 100  $\mu sec.$  In this time, all operation on the bus should be aborted. Most important, the current controller (the one that is in charge at that time) should stop sending ATN or EOI. Thus, IFC must externally gate  $\overline{\text{CIC}}$  (controller in charge) and  $\overline{\text{ATNO}}$  to ensure that this occurs.

#### Reset and Power Up Procedure

After the 8292 has been reset either by the external reset pin, the device being powered on, or a RST command, the following sequential events will take place:

- All outputs to the GPIB interface will go high (SRQ, ATNI, IFC, SYC, CLTH, ATNO, CIC, TCI, SPI, EOI, OBFI, IBFI, DAV, REV).
- 2. The four interrupt outputs (TCI, SPI, OBFI, IBFI) and CLTH output will go low.
- 3. The following registers will be cleared:

Interrupt Status

Interrupt Mask Error Flag

Error Flag

Error Mask

Time Out

Event Counter (= 256), Counter is disabled.

4. If the 8292 is the system controller, an ABORT command will be executed, the 8292 will become the controller in charge, and it will enter the CACS state.

If it is not the system controller, it will remain in CIDS.

#### System Configuration

The 8291 and 8292 must be interfaced to an IEEE-488 bus meeting a variety of specifications including drive capability and loading characteristics. To interface the 8291 and the 8292 without the 8293's, several external gates are required, using a configuration similar to that used in Figure 3.




Figure 2. 8291 and 8292 System Configuration




Figure 3. 8291, 8292, and 8293 System Configuration

 operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0$  °C to 70 °C,  $V_{SS} = 0V$ , 8292:  $V_{CC} = \pm 5V \pm 10$ %

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V <sub>IL1</sub>	Input Low Voltage (All Except X <sub>1</sub> , X <sub>2</sub> , RESET)	-0.5	0.8	V	
V <sub>IL2</sub>	Input Low Voltage (X <sub>1</sub> , X <sub>2</sub> , RESET)	-0.5	0.6	V	
V <sub>IH1</sub>	Input High Voltage (All Except X <sub>1</sub> , X <sub>2</sub> , RESET)	2.2	Vcc	V	
V <sub>IH2</sub>	Input High Voltage (X <sub>1</sub> , X <sub>2</sub> , RESET)	3.8	Vcc	٧	
V <sub>OL1</sub>	Output Low Voltage (D <sub>0</sub> -D <sub>7</sub> )	DRED	0.45	V	I <sub>OL</sub> = 2.0 mA
V <sub>OL2</sub>	Output Low Voltage (All Other Outputs)	DACK	0.45	٧	I <sub>OL</sub> = 1.6 mA
V <sub>OH1</sub>	Output High Voltage (D <sub>0</sub> -D <sub>7</sub> )	2.4		٧	$I_{OH} = -400  \mu A$
V <sub>OH2</sub>	Output High Voltage (All Other Outputs)	2.4		V	$I_{OH} = -50 \mu A$
I <sub>IL</sub>	Input Leakage Current (COUNT, IFCL, RD, WR, CS, A <sub>0</sub> )	ENHT	±10	μΑ	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
I <sub>OZ</sub>	Output Leakage Current (D <sub>0</sub> -D <sub>7</sub> , High Z State)		±10	μΑ	V <sub>SS</sub> + 0.45 ≤ V <sub>IN</sub> ≤ V <sub>CO</sub>
I <sub>LI1</sub>	Low Input Load Current (Pins 21-24, 27-38)		0.5	mA	V <sub>IL</sub> = 0.8V
I <sub>LI2</sub>	Low Input Load Current (RESET)		0.2	mA	$V_{IL} = 0.8V$
I <sub>CC</sub>	Total Supply Current	res	125	mA	Typical = 65 mA

# A.C. CHARACTERISTICS

 $T_A = 0$  °C to 70 °C,  $V_{SS} = 0V$ , 8292:  $V_{CC} = +5V \pm 10$ %

#### 1. DBB READ

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t <sub>AR</sub>	CS, A <sub>0</sub> Setup to RD↓	0	6.	ns	
t <sub>RA</sub>	CS, A <sub>0</sub> Hold After RDt	0	BC.	ns	[9]
t <sub>RR</sub>	RD Pulse Width	250	06	ns	
t <sub>AD</sub>	CS, A <sub>0</sub> to Data Out Delay	SYNC	225	ns	C <sub>L</sub> = 150 pF
t <sub>RD</sub>	RD  to Data Out Delay	t <sub>e</sub> x	225	ns	C <sub>L</sub> = 150 pF
t <sub>DF</sub>	RDt to Data Float Delay	t-x l	100	ns	
t <sub>CY</sub>	Cycle Time	2.5	15	μS	

#### 2. DBB WRITE

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t <sub>AW</sub>	CS, A <sub>0</sub> Setup to WR↓	0.516	R THEAT IN	ns	· 3CHAVA
t <sub>WA</sub>	CS, A <sub>0</sub> Hold After WR†	0		ns	(328)
t <sub>ww</sub>	WR Pulse Width	250		ns	
t <sub>DW</sub>	Data Setup to WR1	150		ns	
t <sub>WD</sub>	Data Hold After WR↓	0		ns	

# 3. COMMAND TIMINGS[1,3]

Code	Name	Execution Time	IBFI	TCI <sup>[2]</sup>	SPI	ATNO	CIC	IFC	REN	EOI	DAV	Comments
E1	WTOUT	63	24		1	001						
E2	WEVC	63	24			mesoman	TARKS PS					
E3	REVC	71	24	51								
E4	RERF	67	24	47						- 88	Vease V	
E5	RINM	69	24	49								
E6	RCST	97	24	77	ileumo	0= 80	10				me	1.00
E7	RBST	92	24	72	Highling	0 = 80	10		101	moo m	st syst	1929
E8			11/4/27	SIRPETT I	ellethio	7 = 61	53.			Hod let	81 para	signi (1)
E9	RTOUT	69	24	49	BURDITHO	0 = 50	19				2001816	340 4 1
EA	RERM	69	24	49	and man		12		Canalit	HIND AS	THE IN THE	
F0	SPCNI	53	24	anners, a	A STATE OF THE STA	The same	Total V	diam'r.	- Annual	SECTION AND ADDRESS.	and little	Count Stops After 39
F1	GIOL	88	24	70	enemac	161	161			n Serve	- tames	
F2	RST	94	24	1,050918	↓52	E19	19					Not System Controller
F2	RST	214	24	192	↓52	↓179	↓174	<b>↓101</b>			Description of	System Controller
F3	RSTI	61	24	in mag a	ibestan	50	No.				Laston	1 1
F4	GSEC	125	24	. 107	Ulcaline	198	10					1911
F5	EXPP	75	24	on lostno	ystem :	AS = 8	KE -		↓53 ↑59	↓55 ↑57		
F6	GTSB	118	24	100	melay	191	188					
F7	SLOC	73	24	55	date ay	8 = 8M	18	146				
F8	SREM	91	24	73	meley	am BA	18	₩64				
F9	ABORT	155	24	133	mayay	¥120	¥115	↓42				
FA	TCNTR	108	24	86	THE BY	¥71	¥68					- 1111111
FC	TCAS	92	24	67	malay	<b>↓</b> 55	10					
FD	TCSY	115	24	91	1 19900	₩80	10				1.8	
FE	STCNI	59	24	host fon	plaepp	VAS) = 6	()					Starts Count After 43
PIN	RESET	29	and Trass	↓7	↓7	- / SUP	(25)					Not System Controller
X	IACK	116	r H. Tista	Anoter M	↓73 †98							If Interrupt Pending


Notes: 1. All times are multiples of t<sub>CY</sub> from the 8041A command interrupt.

2. TCl clears after 7 t<sub>CY</sub> on all commands.


3. ↑ indicates a level transition from low to high, ↓ indicates a high to low transition.

# **WAVEFORMS**

# 1. READ OPERATION — DATA BUS BUFFER REGISTER.



# 2. WRITE OPERATION — DATA BUS BUFFER REGISTER.



7-27

# **APPENDIX**

The following tables and state diagrams were taken from the IEEE Standard Digital Interface for Program-

mable Instrumentation, IEEE Std. 488-1978. This document is the official standard for the GPIB bus and can be purchased from IEEE, 345 East 47th St., New York, NY 10017.

# C MNEMONICS

				LI STO	
Mess	ages		Interface States		
pon = power on		CIDS	= controller idle state		
rsc = request sy	stem control	CADS	= controller addressed state		
rpp = request pa	rallel poll	CTRS	= controller transfer state		
gts = go to stand	dby	CACS	= controller active state		
tca = take contro	asynchronously	CPWS	= controller parallel poll wait state		
tcs = take contro	ol synchronously	CPPS	= controller parallel poll state		
sic = send interf		CSBS	= controller standby state		
sre = send remo	te enable	CSHS	= controller standby hold state		
IFC = interface c	lear	CAWS	= controller active wait state		
ATN = attention	TOTAL	CSWS	= controller synchronous wait state		
TCT = take contro		CSRS	= controller syricinologs wait state		
TOT = take contro		CSNS	= controller service not requested state		
		SNAS	= system control not active state		
		SACS	= system control active state		
		SRIS	= system control remote enable idle sta	te	
		SRNS	= system control remote enable not activ		
		SRAS	= system control remote enable active s		
		SIIS	= system control interface clear idle sta		
		SINS	= system control interface clear not activ		
		SIAS	= system control interface clear active s		
		(ACDS)			
		(ANRS)		Tuo	
		(SDYS)	= source delay state (SH function)		
		(STRS)			
			= talker addressed state (T function)		




Figure A.1. C State Diagram

# REMOTE MESSAGE CODING

	Bus Signal Line(s) and Coding  Asserts the True Value of the Me													e				
Mnemonic				CLASS	D-108	7	6	5	4	3	2	D I O 1	N N D R D A F A V D C	A T N	EOI	SRQ	-FC	R E N
ACG	Addressed Command Group	YISTHOUSERY	М	AC	Y	0	0	0	X	X	X	X	XXX	1	X	X	X	X
ATN	Attention		U	UC		X	1000						XXX			X		
DAB	Data Byte	(Notes 1, 9)	М	DD	D 8	D 7	D 6	D 5	D 4			D 1	XXX			X		
DAC	Data Accepted		U	HS	X	X	X	X	X	X	X	X	XX0	X	X	X	X	Χ
DAV	Data Valid		U	HS	X	X	X	X	X	X	X	X	1XX	X	X	X	X	X
DCL	Device Clear		M	UC	Υ	0	0	1	0	1	0	0	XXX	1	X	X	X	X
END	End		U	ST	X	X	X	X	X	X	X	X	XXX	0	1	X	X	Χ
EOS	End of String	(Notes 2, 9)	M	DD	E 8	E 7	E 6	E 5	E 4	E 3		E 1	XXX	0	X	X	X	Χ
GET	Group Execute Trigger		M	AC	Y	0			1		0		XXX	1	X	X	X	Χ
GTL	Go to Local		M	AC	Υ	0	0	0	0	0	0	1	XXX	1	X	X	X	X
IDY	Identify		U	UC	X	X				X			XXX					
IFC	Interface Clear		U	UC		X							XXX			X		
LAG	Listen Address Crous		M	AD	Y	0	1			X			XXX			X		
LLO	Local Lock Out		M	UC	Y		-	1	0			1	XXX			X		
MLA	My Listen Address	(Note 3)	M	AD	Y	0	1	L <sub>5</sub>	L <sub>4</sub>	L 3	L <sub>2</sub>	L 1	XXX			X		
MTA	My Talk Address	(Note 4)	М	AD	Y	1	0	T	T	T	T	T	XXX	1	X	X	X	Χ
MSA	My Secondary Address	(Note 5)	М	SE	Y	1	1		4 S	S	S		XXX	1	X	X	X	Χ
NUL	Null Byte		М	DD	0	0	0	5	0	3		1	XXX	X	Х	Х	X	Χ
OSA	Other Secondary Address		M	SE					((	OS	A =	S(	CG AMS	SA)				
OTA	Other Talk Address		M	AD					(	OT	A =	= T/	AG AM	ΓA)				
PCG	Primary Command Group		M	_			(P	CG	= /	AC	G \	/ U	CG V LA	AG V	TA	(G)		
PPC	Parallel Poll Configure		M	AC	Y	0	0	0	0	1	0	1	XXX	1	X	X	X	X
PPE	Parallel Poll Enable	(Note 6)	M	SE	Υ	1	1	0	S	P 3		P 1	XXX	1	X	X	X	Χ
PPD	Parallel Poll Disable	(Note 7)	М	SE	Υ	1	1	1	D 4	D 3	D 2		XXX	1	X	Χ	Χ	Χ
PPR1	Parallel Poll Response 1		U	ST	X	X	X	X	X			1	XXX	1	1	X	X	X
PPR2	Parallel Poll Response 2		U	ST		X	X		X		1		XXX	1	1	X		X
PPR3	Parallel Poll Response 3		U	ST		X							XXX	1	1		X	
PPR4	Parallel Poll Response 4		U	ST			X		1		X		XXX	1	1	X		Х
PPR5	Parallel Poll Response 5	(Note 10)	U	ST		X							XXX	1	1		X	
PPR6	Parallel Poll Response 6		U	ST	X					X			XXX	1	1	X		X
PPR7	Parallel Poll Response 7		U	ST		1							XXX	1	1		X	
PPR8	Parallel Poll Response 8		U	ST	1		X						XXX	1	1	X		X
PPU	Parallel Poll Unconfigure		M	UC	Y			1		1		1	XXX	1			X	
REN	Remote Enable		U	UC			X						XXX		X	X		1
RFD	Ready for Data		U	HS		X							XOX		X		X	
RQS	Request Service	(Note 9)	U	ST	X	1				X			XXX	0	X		X	
SCG	Secondary Command Group	(Note 9)	M	SE	Ŷ	1	1						XXX					
SDC						1				X				1				
	Selected Device Clear Serial Poll Disable		M	AC	Y		0						XXX			X		
SPD			M	UC	Y	0		1	1	0		1	XXX			X		
SPE	Serial Poll Enable		М	UC		0		1	1		0		XXX			X		
SRQ	Service Request		U	ST		X							XXX			1		
STB	Status Byte	(Notes 8, 9)	М	ST	8	X	S 6	S 5	S 4	S 3	S 2	S 1	XXX	0	X	X	X	Χ
TCT	Take Control		M	AC	Y	0	0	0	1	0	0	1	XXX			X		
TAG	Talk Address Group		M	AD	Y	1	0	X	X	X	X	X	XXX			X		
UCG	Universal Command Group		M	UC	Υ		0	1		X			XXX			X		
UNL	Unlisten		M	AD	Y	0			1	1	1	1	XXX			X		
UNT	Untalk	(Note 11)	M	AD	Y	1	0	1	1	1	1	1	XXX	1	X	X	X	X

The 1/0 coding on ATN when sent concurrent with multiline messages has been added to this revision for interpretive convenience.

- 1. D1-D8 specify the device dependent data bits.
- 2. E1-E8 specify the device dependent code used to indicate the EOS message.
- 3. L1-L5 specify the device dependent bits of the device's listen address.
- 4. T1-T5 specify the device dependent bits of the device's talk address.
- 5. S1-S5 specify the device dependent bits of the device's secondary address.
- 6. S specifies the sense of the PPR.

Response = S⊕ ist

P1-P3 specify the PPR message to be sent when a parallel poll is executed.

P3	P2	P1	PPR Message
0	0	0	PPR1
-) 1		0.00	
		100	2.131
., .			The second second
1	1 .	1.0	PPR8

- D1-D4 specify don't-care bits that shall not be decoded by the receiving device. It is recommended that all zeroes
  be sent.
- 8. S1-S6, S8 specify the device dependent status. (DIO7 is used for the RQS message.)
- The source of the message on the ATN line is always the C function, whereas the messages on the DIO and EOI lines are enabled by the T function.
- 10. The source of the messages on the ATN and EOI lines is always the C function, whereas the source of the messages on the DIO lines is always the PP function.
- 11. This code is provided for system use, see 6.3.



# 8294 DATA ENCRYPTION UNIT

- Certified by National Bureau of Standards
- 80 Byte/Sec Data Conversion Rate
- 64-Bit Data Encryption Using 56-Bit Key
- DMA Interface
- 3 Interrupt Outputs to Aid in Loading and Unloading Data

- 7-Bit User Output Port
- Single 5V ± 10% Power Supply
- Peripheral to MCS-86<sup>TM</sup>, MCS-85<sup>TM</sup>, MCS-80<sup>TM</sup> and MCS-48<sup>TM</sup> Processors
- Implements Federal Information
  Processing Data Encryption Standard
- Encrypt and Decrypt Modes Available

#### DESCRIPTION

The Intel® 8294 Data Encryption Unit (DEU) is a microprocessor peripheral device designed to encrypt and decrypt 64-bit blocks of data using the algorithm specified in the Federal Information Processing Data Encryption Standard. The DEU operates on 64-bit text words using a 56-bit user-specified key to produce 64-bit cipher words. The operation is reversible: if the cipher word is operated upon, the original text word is produced. The algorithm itself is permanently contained in the 8294; however, the 56-bit key is user-defined and may be changed at any time.


The 56-bit key and 64-bit message data are transferred to and from the 8294 in 8-bit bytes by way of the system data bus. A DMA interface and three interrupt outputs are available to minimize software overhead associated with data transfer. Also, by using the DMA interface two or more DEUs may be operated in parallel to achieve effective system conversion rates which are virtually any multiple of 80 bytes/second. The 8294 also has a 7-bit TTL compatible output port for user-specified functions.

Because the 8294 implements the NBS encryption algorithm it can be used in a variety of Electronic Funds Transfer applications as well as other electronic banking and data handling applications where data must be encrypted.

# PIN CONFIGURATION



#### **BLOCK DIAGRAM**



Pin#	Pin Name	1/0	Pin Description	Pin#	Pin Name	1/0	Pin Description
1	NC	-	No conrection.	40	V <sub>CC</sub>	_	+5 volt power input: +5V
2	X1 X2	1	Inputs for crystal, L-C or external timing signal to determine	39	NC	A	± 10%. No connection.
4	RESET	1	internal oscillator frequency.  A low signal to this pin resets the 8294.	38	DACK	l seno	DMA acknowledge. Input signal from the 8257 DMA Con- troller acknowledging that the
5	NC	310	No connection or tied high.				requested DMA cycle has been
6	CS	1	A low signal to this pin enables reading and writing to the 8294.	37	DRQ	0	granted.  DMA request. Output signal to
7	GND		This pin must be tied to ground.				the 8257 DMA Controller requesting a DMA cycle.
8	RD	1	An active low read strobe at this pin enables the CPU to read data and status from the internal DEU registers.	38	SRQ	0	Service Request. Interrupt to the CPU indicating that the 8294 is awaiting data or com- mands at the input buffer.
9	A <sub>0</sub>	1	Address input used by the CPU				SRQ = 1 implies IBF = 0.
			to select DEU registers during read and write operations.	35	OAV	0	Output Available. Interrupt to
10	WR	1	An active low write strobe at this pin enables the CPU to send data and commands to				the CPU indicating that the 8294 has data or status available in its output buffer. OAV = 1 implies OBF = 1.
			the DEU.	34	NC	) limb	No connection.
11	SYNC	0	High frequency (Clock ÷ 15) output. Can be used as a strobe for external circuitry.	33 32 31	P6 P5 P4	0	User output port lines. Output lines available to the user via a CPU command which can as-
12	D <sub>0</sub>	1/0	Three-state, bi-directional data	30	P3		sert selected port lines. These
13	D <sub>1</sub>		bus lines used to transfer data	29	P2 P1		lines have nothing to do with
14 15 16	D <sub>2</sub> D <sub>3</sub> D <sub>4</sub>		between the CPU and the 8294.	28 27	P0		the encryption function. At power-on, each line is in a 1 state.
17 18	D <sub>5</sub> D <sub>6</sub>			26	V <sub>DD</sub>	BEN	+5V power input. (+5V ± 10%) Low power standby pin.
19	D <sub>7</sub>		of the state of th	25	NC	-	No connection.
20	GND	542	This pin must be tied to ground.	24	CCMP	0	Conversion Complete. Interrupt to the CPU indicating that the encryption/decryption of an 8-byte block is complete.
				23 22 21	NC NC NC	Ξ	No connection. No connection. No connection.

# BASIC FUNCTIONAL DESCRIPTION OPERATION

The data conversion sequence is as follows:

- A Set Mode command is given, enabling the desired interrupt outputs.
- An Enter New Key command is issued, followed by 8 data inputs which are retained by the DEU for encryption/decryption. Each byte must have odd parity.
- An Encrypt Data or Decrypt Data command sets the DEU in the desired mode.

After this, data conversions are made by writing 8 data bytes and then reading back 8 converted data bytes. Any of the above commands may be issued between data conversions to change the basic operation of the DEU; e.g., a Decrypt Data command could be issued to change the DEU from encrypt mode to decrypt mode without changing either the key or the interrupt outputs enabled.

#### **INTERNAL DEU REGISTERS**

Four internal registers are addressable by the master processor: 2 for input, and 2 for output. The following table describes how these registers are accessed.

RD	WR	CS	A <sub>0</sub>	Register
1	0	0	0	Data input buffer
0	1	0	0	Data output buffer
1	0	0	1	Command input buffer
0	1	0	1	Status output buffer
X	X	1	X	Don't care

The functions of each of these registers are described below.

**Data Input Buffer** — Data written to this register is interpreted in one of three ways, depending on the preceding command sequence.

- 1. Part of a key.
- 2. Data to be encrypted or decrypted.
- 3. A DMA block count.

**Data Output Buffer** — Data read from this register is the output of the encryption/decryption operation.

**Command Input Buffer** — Commands to the DEU are written into this register. (See command summary below.)

Status Output Buffer — DEU status is available in this register at all times. It is used by the processor for poll-driven command and data transfer operations.

STATUS BIT:	7	6	5	4	3	2	1	0
FUNCTION:	X	X	X	KPE	CF	DEC	IBF	OBF

OBF Output Buffer Full; OBF = 1 indicates that output from the encryption/decryption function is available in the Data Output Buffer. It is reset when the data is read.

- IBF Input Buffer Full; A write to the Data Input Buffer or to the Command Input Buffer sets IBF = 1. The DEU resets this flag when it has accepted the input byte. Nothing should be written when IBF = 1.
- DEC Decrypt; indicates whether the DEU is in an encrypt or a decrypt mode. DEC = 1 implies the decrypt mode. DEC = 0 implies the encrypt mode.
- CF Completion Flag; This flag may be used to indicate any or all of three events in the data transfer protocol.
  - It may be used in lieu of a counter in the processor routine to flag the end of an 8byte transfer.
  - It must be used to indicate the validity of the KPE flag.
  - It may be used in lieu of the CCMP interrupt to indicate the completion of a DMA operation.
- KPE Key Parity Error; After a new key has been entered, the DEU uses this flag in conjunction with the CF flag to indicate correct or incorrect parity.

### COMMAND SUMMARY

#### 1 - Enter New Key

OP CODE: 0 1 0 0 0 0 0 0 0 MSB LSB

This command is followed by 8 data byte inputs which are retained in the key buffer (RAM) to be used in encrypting and decrypting data. These data bytes must have odd parity represented by the LSB.

#### 2 - Encrypt Data

OP CODE: 0 0 1 1 0 0 0 0 MSB LSB

This command puts the 8294 into the encrypt mode.

#### 3 - Decrypt Data

OP CODE: 0 0 1 0 0 0 0 0 MSB LSB

This command puts the 8294 into the decrypt mode.

#### 4 - Set Mode

OP CODE:

0 0 0 0 A B C D
MSB LSB

#### where:

A is the OAV (Output Available) interrupt enable B is the SRQ (Service Request) interrupt enable C is the DMA (Direct Memory Access) transfer enable D is the CCMP (Conversion Complete) interrupt enable SRQ interrupts should also be enabled (bits A,B=1). Following the command in which bit C, the DMA bit, is set, the 8294 will expect one data byte to specify the number of 8-byte blocks to be converted using DMA.

#### 5 - Write to Output Port

OP CODE: 1 P<sub>6</sub> P<sub>5</sub> P<sub>4</sub> P<sub>3</sub> P<sub>2</sub> P<sub>1</sub> P<sub>0</sub> MSB LSB

This command causes the 7 least significant bits of the command byte to be latched as output data on the 8294 output port. The initial output data is 1111111. Use of this port is independent of the encryption/decryption function.

# PROCESSOR/DEU INTERFACE PROTOCOL ENTERING A NEW KEY

The timing sequence for entering a new key is shown in Figure 1. A flowchart showing the CPU software to accommodate this sequence is given in Figure 2.




Figure 1. Entering a New Key

CF bit goes false again when KPE is valid. The CPU can then check the KPE flag. If KPE = 1, a parity error has been detected and the DEU has not accepted the key. Each byte is checked for odd parity, where the parity bit is the LSB of each byte.

Since the CF bit is used in this protocol to indicate the validity of the KPE flag, it may not be used to flag the end of the 8 byte key entry. CF = 1 only as long as KPE is invalid. Therefore, the CPU might not detect that CF = 1 and the key entry is complete before KPE becomes valid. Thus, a counter should be used, as in Figure 2, to flag the end of the new key entry. Then, CF is used to indicate a valid KPE flag.




Figure 2. Flowchart for Entering a New Key

DEU's data input buffer for encryption/decryption. CF then goes true (CF = 1) to indicate that the DEU has accepted the 8-byte block. Thus, the CPU may test for IBF = 0 and CF = 1 to terminate the input mode, or it may use a software counter. When the encryption/decryption is complete, the CCMP and OAV interrupts are asserted and the OBF flag is set true (OBF = 1). OAV and OBF are set false again after each of the converted data bytes is read back by the CPU. The CCMP interrupt is set false, and remains false, after the first read. After 8 bytes have been read back by the CPU, CF goes false (CF = 0). Thus, the CPU may test for CF = 0 to terminate the read mode. Also, the CCMP interrupt may be used to initiate a service routine which performs the next series of 8 data reads and 8 data writes.




Figure 3. Encrypting/Decrypting Data

Figure 4 offers two flowcharts outlining the alternative means of implementing the data conversion protocol. Either the CF flag or a software counter may be used to end the read and write modes.

SRQ=1 implies IBF=0, OAV=1 implies OBF=1. This allows interrupt routines to do data transfers without checking status first. However, the OAV service routine must detect and flag the end of a data conversion.




Figure 4. Data Conversion Flowcharts

#### **USING DMA**

The timing sequence for data conversions using DMA is shown in Figure 5. This sequence can be better understood when considered in conjunction with the hardware DMA interface in Figure 6. Note that the use of the DMA feature requires 3 external AND gates and 2 DMA channels (one for input, one for output). Since the DEU has only one DMA request pin, the SRQ and OAV outputs are used in conjunction with two of the AND gates to create separate DMA request outputs for the 2 DMA channels. The third AND gate combines the two active-low DACK inputs.




Figure 5. DMA Sequence




Figure 6. DMA Interface

To initiate a DMA transfer, the CPU must first initialize the two DMA channels as shown in the flowchart in Figure 7. It must then issue a Set Mode command to the DEU enabling the OAV, SRQ, and DMA outputs. The CCMP interrupt may be enabled or disabled, depending on whether that output is desired. Following the Set Mode command, there must be a data byte giving the number of 8-byte blocks of data (n<256) to be converted. The DEU then generates the required number of DMA requests to the 2 DMA channels with no further CPU intervention. When the requested number of blocks has been converted, the DEU will set CF and assert the CCMP interrupt (if enabled). CCMP then goes false again with the next write to the DEU (command or data). Upon completion of the conversion, the DMA mode is disabled and the DEU returns to the encrypt/decrypt mode. The enabled interrupt outputs, however, will remain enabled until another Set Mode command is issued.




Figure 7. DMA Flowchart

#### SINGLE BYTE COMMANDS

Figure 8 shows the timing and protocol for single byte commands. Note that any of the commands is effective as a pacify command in that they may be entered at any time, except during a DMA conversion. The DEU is thus set to a known state. However, if a command is issued out of sequence, an additional protocol is required (Figure 9). The CPU must wait until the command is accepted (lBF = 0). A data read must then be issued to clear anything the preceding command sequence may have left in the Data Output Buffer.

#### **CPU/DEU INTERFACES**

Figures 10 through 13 illustrate four interface configurations used in the CPU/DEU data transfers. In all cases SRQ will be true (if enabled) and IBF will be false when the DEU is ready to accept data or commands.




Figure 8. Single Byte Commands




Figure 9. Pacify Protocol




Figure 10. Polling Interface




Figure 11. Single Interrupt Interface




Figure 12. Dual Interrupt Interface




Figure 13. DMA Interface

#### OSCILLATOR AND TIMING CIRCUITS

The 8294's internal timing generation is controlled by a self-contained oscillator and timing circuit. A choice of crystal, L-C or external clock can be used to derive the basic oscillator frequency.

The resident timing circuit consists of an oscillator, a state counter and a cycle counter as illustrated in Figure 14





Figure 14. Oscillator Configuration

#### **OSCILLATOR**

The on-board oscillator is a series resonant circuit with a frequency range of 1 to 6 MHz. Pins X1 and X2 are input and output (respectively) of a high gain amplifier stage. A crystal or inductor and capacitator connected between X1 and X2 provide the feedback and proper phase shift for oscillation. Recommended connections for crystal or L-C are shown in Figure 15.



8294

Figure 15. Recommended Crystal and L-C Connections

A recommended range of inductance and capacitance combinations is given below:

 $L = 120 \mu H$  corresponds to 3 MHz

L= 45 µH corresponds to 5 MHz

An external clock signal can also be used as a frequency reference to the 8294; however, the levels are *not* compatible. The signal must be in the 1MHz-6MHz frequency range and must be connected to pins X1 and X2 by buffers with a suitable pull-up resistor to guarantee that a logic "1" is above 3.8 volts. The recommended connection is shown in Figure 16.




Figure 16. Recommended Connection for External Clock Signal

# **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin With	
Respect to Ground	0.5V to +7V
Power Dissipation	1.5 Watt

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0$  °C to 70 °C,  $V_{CC} = V_{DD} = +5V \pm 10\%$ ,  $V_{SS} = 0V$ 

Symbol	Parameter		Limits		Unit	Test Conditions	
Syllibol	Parameter	Min.	Тур.	Max.	O IIII	1631 Conditions	
V <sub>IL</sub>	Input Low Voltage (All Except X <sub>1</sub> , X <sub>2</sub> , RESET)	-0.5		0.8	V		
V <sub>IL1</sub>	Input Low Voltage (X <sub>1</sub> , X <sub>2</sub> , RESET)	-0.5	1200	0.6	V		
V <sub>IH</sub>	Input High Voltage (All Except X <sub>1</sub> , X <sub>2</sub> , RESET)	2.2		V <sub>CC</sub>	٧		
V <sub>IH1</sub>	Input High Voltage (X <sub>1</sub> , X <sub>2</sub> , RESET)	3.8		V <sub>CC</sub>	V		
V <sub>OL</sub>	Output Low Voltage (D <sub>0</sub> -D <sub>7</sub> )			0.45	V	I <sub>OL</sub> = 2.0 mA	
V <sub>OL1</sub>	Output Low Voltage (All Other Outputs)			0.45	V	I <sub>OL</sub> = 1.6 mA	
V <sub>OH</sub>	Output High Voltage (D <sub>0</sub> -D <sub>7</sub> )	2.4			V	$I_{OH} = -400  \mu A$	
V <sub>OH1</sub>	Output High Voltage (All Other Outputs)	2.4			V	$I_{OH} = -50 \mu\text{A}$	
I <sub>IL</sub>	Input Leakage Current (RD, WR, CS, A <sub>0</sub> )			±10	μА	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	
l <sub>oz</sub>	Output Leakage Current (D <sub>0</sub> -D <sub>7</sub> , High Z State)			±10	μΑ	V <sub>SS</sub> + 0.45 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	
I <sub>DD</sub>	V <sub>DD</sub> Supply Current		5	15	mA		
I <sub>DD</sub> +I <sub>CC</sub>	Total Supply Current		60	125	mA		
l <sub>LI</sub>	Low Input Load Current (Pins 24, 27-38)			0.5	mA	V <sub>IL</sub> = 0.8 V	
I <sub>LI1</sub>	Low Input Load Current (RESET)			0.2	mA	V <sub>IL</sub> = 0.8 V	

# A.C. CHARACTERISTICS

 $T_A = 0$  °C to 70 °C,  $V_{CC} = V_{DD} = +5$  V ± 10%,  $V_{SS} = 0$  V

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t <sub>AR</sub>	CS, A <sub>0</sub> Setup to RD ↓	0		ns	
t <sub>RA</sub>	CS, A <sub>0</sub> Hold After RD↑	0		ns	
t <sub>RR</sub>	RD Pulse Width	250		ns	
t <sub>AD</sub>	CS, A <sub>0</sub> to Data Out Delay	\$ 6208	225	ns	C <sub>L</sub> = 150 pF
t <sub>RD</sub>	RD ↓ to Data Out Delay	K 10 00	225	ns	C <sub>L</sub> = 150 pF
t <sub>DF</sub>	RD ↑ to Data Float Delay		100	ns	
t <sub>CY</sub>	Cycle Time	2.5	15	μS	6 MHz Crystal

# **DBB WRITE**


Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t <sub>AW</sub>	CS, A <sub>0</sub> Setup to WR ↓	and 20 cold to	ction for Extern	ns	плофей . при
t <sub>WA</sub>	CS, A <sub>0</sub> Hold After WR↑	0		ns	
t <sub>ww</sub>	WR Pulse Width	250		ns	
t <sub>DW</sub>	Data Setup to WR↑	150	*2011	ns	AMBILLO
t <sub>WD</sub>	Data Hold to WR ↑	0	a nen	ns	I I have nest 1 - 1 - 1

# DMA AND INTERRUPT TIMING


Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t <sub>ACC</sub>	DACK Setup to Control	neg O MeVA	N	ns	rustaulieu Color
t <sub>CAC</sub>	DACK Hold After Control	0		ns	
t <sub>ACD</sub>	DACK to Data Valid	- animal	225	ns	and disk i
t <sub>CRQ</sub>	Control L.E. to DRQ T.E.		200	ns	
t <sub>Cl</sub>	Control T.E. to Interrupt T.E.		t <sub>CY</sub> + 500	ns	

# **WAVEFORMS**


# 1. READ OPERATION — OUTPUT BUFFER REGISTER.




# 2. WRITE OPERATION — INPUT BUFFER REGISTER.



# DMA AND INTERRUPT TIMING



7-41



DUINT TO THE OWN AND





# 8295 DOT MATRIX PRINTER CONTROLLER

- Interfaces Dot Matrix Printers to MCS-48<sup>™</sup>, MCS-80/85<sup>™</sup>, MCS-86<sup>™</sup> Systems
- 40 Character Buffer On Chip
- Serial or Parallel Communication with Host
- DMA Transfer Capability
- Programmable Character Density (10 or 12 Characters/Inch)

- Programmable Print Intensity
- Single or Double Width Printing
- Programmable Multiple Line Feeds
- 3 Tabulations
- 2 General Purpose Outputs


The Intel® 8295 Dot Matrix Printer Controller provides an interface for microprocessors to the LRC 7040 Series dot matrix impact printers. It may also be used as an interface to other similar printers.

The chip may be used in a serial or parallel communication mode with the host processor. In parallel mode, data transfers are based on polling, interrupts, or DMA. Furthermore, it provides internal buffering of up to 40 characters and contains a  $7 \times 7$  matrix character generator accommodating 64 ASCII characters.

# PIN CONFIGURATION



#### **BLOCK DIAGRAM**



# PIN DESCRIPTION

Name	I/O	Pin#	Description	Name	1/0	Pin#	Description
PFEED	1	1	Paper feed input switch.	HOME	1	39	Home input switch, used by the
XTAL1 XTAL2	1	2	Inputs for a crystal to set internal oscillator frequency. For proper				8295 to detect that the print head is in the home position.
	ujši.	191	operation use 6 MHz crystal.	DACK/SIN	210	38	In the parallel mode used as DMA acknowledgement; in the serial
RESET	1	4	Reset input, active low. After reset the 8295 will be set for 12	<sup>367</sup> 01	9-81	MIC.	mode, used as input for data.
			characters/inch single width printing, solenoid strobe at 320 msec.	DRQ/CTS	0	37	In the parallel mode used as DMA request output pin to indicate to the 8257 that a DMA transfer is re-
NC	-	5	No connection or tied high.				quested; in the serial mode used as clear-to-send signal.
CS	I	6	Chip select input used to enable the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ inputs except during DMA.	IRQ/SER	0	36	In parallel mode it is an interrupt request input to the master CPU; in serial mode it should be
GND	_	7	This pin must be tied to ground.				strapped to V <sub>SS</sub> .
RD	1 -	8	Read input which enables the	MOT	0	35	Main motor drive, active low.
		master CPU to read data and status. In the serial mode this pin must be tied to $V_{\rm CC}$ .	STB	0	34	Solenoid strobe output. Used to determine duration of solenoids activation.	
V <sub>CC</sub>	_	9	$+$ 5 volt power input: $+$ 5V $\pm$ 10%.	$\overline{S_7}$	0	33	Solenoid drive outputs; active
WR	1	10	Write input which enables the master CPU to write data and	S <sub>7</sub> S <sub>6</sub> S <sub>5</sub> S <sub>4</sub>		32 31 30	low.
			commands to the 8295. In the	$\frac{S_4}{S_3}$		29	
			serial mode this pin must be tied to $V_{SS}$ .	S <sub>2</sub>		28	
SYNC	0	11	2.5 µs clock output. Can be used	$\overline{S_1}$			
	110	10	as a strobe for external circuitry.	V <sub>DD</sub>	_	26	$+5V$ power input ( $+5V \pm 10\%$ ). Low power standby pin.
D <sub>0</sub>	1/0	12 13	Three-state bidirectional data bus buffer lines used to interface the	NC	_	25	No connection.
D <sub>2</sub>		14	8295 to the host processor in the	GP1	0	24	General purpose output pins.
$D_3$		15 16	parallel mode. In the serial mode	GP2	0	23	
D <sub>4</sub> D <sub>5</sub>		17	$D_0 - D_2$ sets up the baud rate.	TOF	1	22	Top of form input, used to sense
D <sub>6</sub>		18					top of form signal for type T
D <sub>7</sub>		19	ADAIC TOUIS				printer.
GND	_	20	This pin must be tied to ground.	PFM	0	21	Paper feed motor drive, active
V <sub>CC</sub>	m 1611	40	$+$ 5 volt power input: $+$ 5V $\pm$ 10%.				low.

# FUNCTIONAL DESCRIPTION

The 8295 interfaces microcomputers to the LRC 7040 Series dot matrix impact printers, and to other similar printers. It provides internal buffering of up to 40 characters. Printing begins automatically when the buffer is full or when a carriage return character is received. It provides a modified 7x7 matrix character generator. The character set includes 64 ASCII characters.

Communication between the 8295 and the host processor can be implemented in either a serial or parallel mode. The parallel mode allows for character transfers into the buffer via DMA cycles. The serial mode features selectable data rates from 110 to 4800 baud.

The 8295 also offers two general purpose output pins which can be set or cleared by the host processor. They can be used with various printers to implement such functions as ribbon color selection, enabling form release solenoid, and reverse document feed.

# COMMAND SUMMARY

Haw Onda	Description	Han Oada	te onte arbuse e ur n
Hex Code	Description	Hex Code	Description
00	Set GP1. This command brings the GP1 pin	09	Tab character.
	to a logic high state. After power on it is automatically set high.	0A	Line feed.
01	Set GP2. Same as the above but for GP2.	0B	Multiple Line Feed; must be followed by a byte specifying the number of line feeds.
02	Clear GP1. Sets GP1 pin to logic low state, inverse of command 00.	0C	Top of Form. Enables the line feed output
03	Clear GP2. Same as above but for GP2. In-		until the Top of Form input is activated.
00	verse command 01.	0D	Carriage Return. Signifies end of a line and
	Software Reset. This is a pacify command.		enables the printer to start printing.
	This command is not effective immediately	0E 10	Set Tab #1, followed by tab position byte.
	after commands requiring a parameter, as the Reset command will be interpreted as a parameter.	0F	Set Tab #2, followed by tab position byte. Should be greater than Tab #1.
05	Print 10 characters/in. density.	10	Set Tab #3, followed by tab position byte.
06	Print 12 characters/in. density.		Should be greater than Tab #2.
07	Print double width characters. This command prints characters at twice the normal width, that is, at either 17 or 20 characters per line.	eini rijaldeli	Print Head Home on Right. On some printers the print head home position is on the right. This command would enable normal left to right printing with such printers.
08	Enable DMA mode; must be followed by two bytes specifying the number of data characters to be fetched. Least significant byte accepted first.	12	Set Strobe Width; must be followed by strobe width selection byte. This command adjusts the duration of the strobe activa- tion.
	Contract Charles States		

# PROGRAMMABLE PRINTING OPTIONS

# CHARACTER DENSITY

The character density is programmable at 10 or 12 characters/inch (32 or 40 characters/line). The 8295 is automatically set to 12 characters/inch at power-up. Invoking the Print Double-Width command halves the character density (5 or 6 characters/inch). The 10 char/in or 12 char/in command must be re-issued to cancel the Double-Width mode. Different character density modes may not be mixed within a single line of printing.

# PRINT INTENSITY

The intensity of the printed characters is determined by the amount of time during which the solenoid is on. This on-time is programmable via the Set Strobe-Width command. A byte following this command sets the solenoid on-time according to Table 1. Note that only the three least significant bits of this byte are important.

D7—D3	D2	D1	DO	Solenoid On (microsec)
Attinue X (ab Ye	0	0	0	200
X dela	0	0	ara 1	240
X	0	1	0	280
X X	0	1	1	320
X	1	0	0	360
X	- 1	0	1	400
o eldeli Xa el a	6 n1 .0	PD1 uo	0	440
I home X	amiliev	e ntoh	5 11	480

Table 1. hasmayo USO bo

# **TABULATIONS**

Up to three tabulation positions may be specified with the 8295. The column position of each tabulation is selected by issuing the Set Tab commands, each folSending a tab character (09H) will automatically fill the character buffer with blanks up to the next tab position. The character sent immediately after the tab character will thus be stored and printed at that position.

# **CPU TO 8295 INTERFACE**

Communication between the CPU and the 8295 may take place in either a serial or parallel mode. However, the selection of modes is inherent in the system hardware; it is not software programmable. Thus, the two modes cannot be mixed in a single 8295 application.

# PARALLEL INTERFACE

Two internal registers on the 8295 are addressable by the CPU: one for input, one for output. The following table describes how these registers are accessed.

RD	WR	CS	Register
1	0	0	Input Data Register
0	1	0	Output Status Register

Input Data Register—Data written to this register is interpreted in one of two ways, depending on how the data is coded.

- 1. A command to be executed (0XH or 1XH).
- A character to be stored in the character buffer for printing (2XH, 3XH, 4XH, or 5XH). See the character set, Table 2.

Output Status Register—8295 status is available in this register at all times.

STATUS BIT:	7	6	5	4	3	2	1	0
FUNCTION:	X	x	PA	DE	X	x	IBF	X

PA—Parameter Required; PA = 1 indicates that a command requiring a parameter has been received. After the necessary parameters have been received by the 8295, the PA flag is cleared.

DE—DMA Enabled; DE = 1 whenever the 8295 is in DMA mode. Upon completion of the required DMA transfers, the DE flag is cleared.

IBF—Input Buffer Full; IBF = 1 whenever data is written to the Input Data Register. No data should be written to the 8295 when IBF = 1.

A flow chart describing communication with the 8295 is shown in Figure 1.

The interrupt request output (IRQ, Pin 36) is available on the 8295 for interrupt driven systems. This output is asserted true whenever the 8295 is ready to receive data.

To improve bus efficiency and CPU overhead, data may be transferred from main memory to the 8295 via DMA cycles. Sending the Enable DMA command (08H) activates the DMA channel of the 8295. This command must be followed by two bytes specifying the length of the data string to be transferred (least significant byte first). The 8295 will then assert the required DMA requests to




Figure 1. Host to 8295 Protocol Flowchart




Figure 2. Parallel System Interface

Data transferred in the DMA mode may be either commands or characters or a mixture of both. The procedure is as follows:

- Set up the 8257 DMA controller channel by sending a starting address and a block length.
- Set up the 8295 by issuing the "Enable DMA" command (08H) followed by two bytes specifying the block length (least significant byte first).

The DMA enabled flag (DE) will be true until the assigned data transfer is completed. Upon completion of the transfer, the flag is cleared and the interrupt request (IRQ) signal is asserted. The 8295 then returns to the non-DMA mode of operation.

# SERIAL INTERFACE

The 8295 may be hardware programmed to operate in a serial mode of communication. By connecting the IRQ/SER pin (pin 36) to logic zero, the serial mode is enabled immediately upon power-up. The serial Baud rate is also hardware programmable; by strapping pins 14, 13, and 12 according to Table 2, the rate is selected. CS. RD. and WR must be strapped as shown in Figure 3.

Pin 14	Pin 13	Pin 12	Baud Rate
0	0	0	110
0	0	1	150
0	1	0	300
0	1	1 3	600
1	0	0	1200
1	0	1	2400
1	1	0	4800
1	- 1	1 0	4800

Table 2.

The serial data format is shown in Figure 3. The CPU should wait for a clear to send signal (CTS) from the 8295 before sending data.




Figure 3. Serial Interface to UART (8251A)

# 8295 TO PRINTER INTERFACE

The strobe output signal of the 8295 determines the duration of the solenoid outputs, which hold the data to the printer. These solenoid outputs cannot drive the printer solenoids directly. They should be buffered through solenoid drivers as shown in Figure 4. Recommended solenoid and motor driver circuits may be found in the printer manufacturer's interface guide.




Figure 4. 8295 To Printer Solenoid Interface

# **OSCILLATOR AND TIMING CIRCUITS**

The 8295's internal timing generation is controlled by a self-contained oscillator and timing circuit. A 6 MHz crystal is used to derive the basic oscillator frequency. The resident timing circuit consists of an oscillator, a state counter and a cycle counter as illustrated in Figure 5. The recommended crystal connection is shown in Figure 6.




Figure 5. Oscillator Configuration




Figure 6. Recommended Crystal Connection

# 8295 CHARACTER SET

Hex Code	Print Char.	Hex Code	Print Char.	Hex Code	Print Char.	Hex Code	Print Char.
20	space	30	0	40	@	50	P
21	!	31	1	41	A A A OIG	51	Q
22	"	32	2	42	В	52	R
23	#	33	3	43	C	53	S
24	\$	34	4	44	D SIGN	54	T
25	%	35	5	45	umbulg all peddin	55	U
26	&	36	6	46	a sum For all	56	V
27	(T)	37	7	47	G	57	W
28	(	38	8	40	H O	58	X
29	j	39	9	49	150	59	Υ
2A	*	3A		5A	J 0	5A	Z
2B	+	3B	:	40	108 K	5B	]
2C	,	3C	<	40	F 0	5C	\
2D		3D	=	40	M	5D	]
2E		3E	>	46	N	5E	1
2F	i	3F	?	4F	0	5F	_

# **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias0°C to 70°C
Storage Temperature 65° to + 150°C
Voltage on Any Pin With
Respect to Ground
Power Dissipation1.5 Watt

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0$  °C to 70 °C,  $V_{CC} = V_{DD} = +5 V \pm 10$ %,  $V_{SS} = 0 V$ 

Symbol	Parameter		Limits		Unit	Test Conditions
Symbol	Parameter	Min.	Тур.	Max.	Ollit	lest Conditions
V <sub>IL</sub>	Input Low Voltage (All Except X <sub>1</sub> , X <sub>2</sub> , RESET)	-0.5		0.8	V	
V <sub>IL1</sub>	Input Low Voltage (X <sub>1</sub> , X <sub>2</sub> , RESET)	-0.5		0.6	V	
V <sub>IH</sub>	Input High Voltage (All Except X <sub>1</sub> , X <sub>2</sub> , RESET)	2.2		V <sub>CC</sub>	V	+ + + + + + + + + + + + + + + + + + + +
V <sub>IH1</sub>	Input High Voltage (X <sub>1</sub> , X <sub>2</sub> , RESET)	3.8	soral	V <sub>CC</sub>	V	The state of the s
V <sub>OL</sub>	Output Low Voltage (D <sub>0</sub> -D <sub>7</sub> )		AE 1	0.45	V	I <sub>OL</sub> = 2.0 mA
V <sub>OL1</sub>	Output Low Voltage (All Other Outputs)			0.45	V	I <sub>OL</sub> = 1.6 mA
V <sub>OH</sub>	Output High Voltage (D <sub>0</sub> -D <sub>7</sub> )	2.4			V	$I_{OH} = -400  \mu A$
V <sub>OH1</sub>	Output High Voltage (All Other Outputs)	2.4			V	$I_{OH} = -50 \mu\text{A}$
I <sub>IL</sub>	Input Leakage Current (RD, WR, CS, A <sub>0</sub> )			±10	μΑ	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
l <sub>oz</sub>	Output Leakage Current (D <sub>0</sub> -D <sub>7</sub> , High Z State)			±10	μΑ	$V_{SS} + 0.45 \le V_{IN} \le V_{CC}$
I <sub>DD</sub>	V <sub>DD</sub> Supply Current		5	15	mA	ike of the index of
I <sub>DD</sub> + I <sub>CC</sub>	Total Supply Current		60	125	mA	no Inclarit foliat il su
ILI	Low Input Load Current (Pins 24, 27-38)		rive the	0.5	mA	V <sub>IL</sub> = 0.8 V
I <sub>LI1</sub>	Low Input Load Current (RESET)		bnuo1 e	0.2	mA	V <sub>IL</sub> = 0.8 V

# A.C. CHARACTERISTICS

 $T_A = 0$  °C to 70 °C,  $V_{CC} = V_{DD} = +5V \pm 10\%$ ,  $V_{SS} = 0V$ 

# DBB READ

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t <sub>AR</sub>	CS, A <sub>0</sub> Setup to RD ↓	0		ns	
t <sub>RA</sub>	CS, A <sub>0</sub> Hold After RD↑	0		ns	
t <sub>RR</sub>	RD Pulse Width	250	Lage Tage	ns	
t <sub>AD</sub>	CS, A <sub>0</sub> to Data Out Delay		225	ns	C <sub>L</sub> = 150 pF
t <sub>RD</sub>	RD ↓ to Data Out Delay		225	ns	C <sub>L</sub> = 150 pF
t <sub>DF</sub>	RD ↑ to Data Float Delay		100	ns	
t <sub>CY</sub>	Cycle Time	2.5	15	μS	


# DBB WRITE

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t <sub>AW</sub>	CS, A <sub>0</sub> Setup to WR ↓	0		ns	
t <sub>WA</sub>	CS, A <sub>0</sub> Hold After WR↑	0		ns	
t <sub>WW</sub>	WR Pulse Width	250	Wasi	ns	
t <sub>DW</sub>	Data Setup to WR↑	150		ns	
t <sub>WD</sub>	Data Hold to WR↑	0		ns	


# DMA AND INTERRUPT TIMING

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t <sub>ACC</sub>	DACK Setup to Control	0		ns	
t <sub>CAC</sub>	DACK Hold After Control	0	12911	ns	S. 19164 -
t <sub>CRQ</sub>	WR to DRQ Cleared		200	ns	
t <sub>ACD</sub>	DACK to Data Valid		225	ns	


# 1. READ OPERATION — OUTPUT BUFFER REGISTER.




# 2. WRITE OPERATION — INPUT BUFFER REGISTER.




# DMA AND INTERRUPT TIMING




# PRINTER INTERFACE TIMING AND WAVEFORMS







Symbol	Parameter	Typical
Р <sub>DH</sub>	Print delay from home inactive	1.8 ms
S <sub>DS</sub>	Solenoid data setup time before strobe active	25 μs
S <sub>HS</sub>	Solenoid data hold after strobe inactive	>1 ms
Мна	Motor hold time after home active	3.2 ms
P <sub>SP</sub>	PFEED setup time after PFM active	58 ms
P <sub>HP</sub>	PFM hold time after PFEED active	9.75 ms

# DO NOT BE INTELLED TIMING AND WAVEFORMS



CHAPTER 8
SYSTEM SUPPORT







# ICE-41A™ UPI-41A IN-CIRCUIT EMULATOR

Extends Intellec microcomputer development system debug power to user configured system via external cable and 40-pin plug, replacing user UPI-41A™ devices

Emulates user system UPI-41A™ devices in real time

Allows user configured system to use static RAM memory for program debug

Provides hardware comparators for user designated break conditions


Eliminates need for extraneous debugging tools residing in user system

Collects address, data, and UPI-41A™ status information on machine cycles emulated

Provides capability to examine and alter UPI-41A™ registers, memory, and flag values, and to examine pin and port values

Integrates hardware and software efforts early in engineering cycle to save development time

The ICE-41A UPI-41A In-Circuit Emulator module is an Intellec system resident module that interfaces to any user configured UPI-41A system. The ICE-41A module interfaces with a UPI-41A pin-compatible plug which replaces the UPI-41A device in the system. With the ICE-41A plug in place, the designer has the capability to execute the system in real time while collecting up to 255 instruction cycles of real time trace data. In addition, he can single step the system program during execution. Static RAM memory is available through the ICE-41A module to store UPI-41A programs. The designer may display and alter the contents of program memory, internal UPI-41A registers and flags, and I/O ports. Powerful debug capability is extended into the UPI-41A system while ICE-41A debug hardware and software remain inside the Intellec system. Symbolic reference capability allows the designer to use symbols rather than absolute values when examining and modifying memory, registers, flags, and I/O ports in the system.



# **FUNCTIONAL DESCRIPTION**

# **Debug Capability Inside User System**

Intellec memory is used for the execution of the ICE-41A software. The Intellec CRT console and the file handling capabilities provide the designer with the ability to communicate with the ICE-41A module and display information on the operation of the prototype system. The ICE-41A module block diagram is shown in Figure 1.

# Symbolic Debugging

Symbol Table — ICE-41A software allows the user to make symbolic references to I/O ports, memory addresses, and data in his program. The user symbol table which is generated along with the object file during a program assembly can be loaded to Intellec memory for access during emulation. The user may add to this symbol table any additional symbolic values for memory addresses, constants, or variables that he may find useful during system debugging. By referring to symbol memory addresses, the user can examine, change or break at the intended location. In addition, ICE-41A provides symbolic definition of all UP!-41A registers and flags.

Symbolic Reference — Symbolic reference is a great advantage to the system designer. He is no longer burdened with the need to recall or look up addresses of key locations in his program which can change with each assembly. Meaningful symbols from his source program can be used instead. For example, the command:

# GO FROM .START TILL CODE. RSLT

begins execution of the program at the address referenced by the label START in the designer's assembly program. A breakpoint is set to occur the first time the microprocessor executes the program memory location referenced by RSLT. The designer does not have to be concerned with the physical locations of START and RSLT. The ICE-41A software driver supplies them automatically from information stored in the symbol table.

# **Memory Replacement**

The 8741/8741A and 8041/8041A contain internal program and data memory. When the UPI-41A microcomputer is replaced by the ICE-41A socket in a system, the ICE-41A module supplies static RAM memory as a replacement for the internal microcomputer memory. The ICE-41A module has enough RAM memory available to emulate up to the total 1K control memory capability of the system.

# Real-Time Trace

The ICE-41A module captures trace information while the designer is executing programs in real time. The instructions executed, program counter, port values for port 1 and port 2, and the values of selected UPI-41A status lines are stored for the last 255 instruction cycles executed. When retrieved for display, code is disassembled for user convenience. This provides data for determining how the user system was reacting prior to emulating break.




Figure 1. ICE-41A Module Block Diagram

# Integrated Hardware/Software Development

The user prototype systems need no more than a UPI-41A socket and timing logic to begin integration of software and hardware development efforts. Through the ICE-41A module, Intellec system resources can be accessed to replace the prototype system. UPI-41A software development can proceed without the prototype hardware. Hardware designs can be tested using previously tested system software.

# Hardware

The ICE-41A module is a microcomputer system utilizing Intel's UPI-41A microprocessor as its nucleus. This system communicates with the Intellec system 8080A processor via direct memory access. Host processor commands and ICE-41A status are interchanged through a DMA channel. ICE-41A hardware consists of two printed circuit boards, the controller board and the emulator board, which reside in the Intellec system chassis. A cable assembly interfaces the ICE-41A module to the user's UPI-41A system. The cable terminates in a UPI-41A pin-compatible plug which replaces any UPI-41A device in the user system.

# **Controller Board**

The ICE-41A module interfaces to the Intellec systems as a peripheral device. The controller board receives commands from the Intellec system and responds through a DMA port. Three 10-bit hardware breakpoint registers are available which can be loaded by the user. While in emulation mode, a hardware comparator is constantly monitoring address lines for a match which will terminate an emulation. The controller board returns real-time trace data, UPI-41A registers, flag and port values, and status information to a control block in the Intellec system when emulation is terminated. This information is available to the user through the ICE-41A interrogation commands. Error conditions, when detected, are automatically displayed on the Intellec system console.

# **Emulator Board**

The emulator board contains the 8741A and peripheral logic required to emulate the UPI-41A device in the user system. A 6 MHz clock drives the emulated UPI-41A device. This clock can be replaced with a user supplied TTL clock in the user system or can be strapped internally for 3 MHz operation.

# Cable Card

The cable card is included for cable driving. It transmits address and data bus information to the user system through a 40-pin connector which plugs into the user system in the socket designed for the UPI-41A device.

# Software

The ICE-41A software driver is a RAM-based program which provides the user with command language (see Table 1, Table 2, and Table 3) for defining breakpoints, initiating real-time emulation or single step operation, and interrogation and altering user system status recorded during emulation. The ICE-41A command language contains a broad range of modifiers which pro-

vide the user with maximum flexibility in defining the operation to be performed. The ICE-41A software driver is available on diskette and operates in 32K of Intellec RAM memory.

Command	Operation	
Enable	Activates breakpoint and display registers for use with go and step commands.	
Go	Initiates real-time emulation and allows user to specify breakpoints and data retrieval.	
Step	Initiates emulation in single instruc- tion increments. Each step is followed by register dump. User may optionally tailor other diagnostic activity to his needs.	
Interrupt	Emulates user system interrupt	

Table 1. ICE-41A Emulation Commands

Command	Operation	
Display	Prints contents of memory, UPI-41A device registers, I/O ports, flags, pins, real-time trace data, symbol table, or other diagnostic data on list device.	
Change	Alters contents of memory, register, output port, or flag. Sets or alters breakpoints and display registers.	
Base	Establishes mode of display for output data.	
Suffix	Establishes mode of display for input data.	

Table 2. ICE-41A Interrogation Commands

Command	Operation	
Load	Fetches user symbol table and object code from input device.	
Save	Sends user symbol table and object code to output device.	
Define	Enters symbol name and value to user symbol table.	
Move	Moves block of memory data to another area of memory.	
Print	Prints user specified portion of trace memory to selected list device.	
List	Defines list device.	
Exit	Returns program control to ISIS-II.	
Evaluate	Converts expression to equivalent values in binary, octal, decimal, and hex.	
Remove	Deletes symbols from symbol table.	
Reset	Reinitializes ICE-41A hardware.	

Table 3. ICE-41A Utility Commands

# **SPECIFICATIONS**

# ICE-41A Operating Environment

# Required Hardware

Intellec microcomputer development system

System console

Intellec diskette operating system

ICE-41A module

# Required Software

System monitor

ISIS-II

ICE-41A diskette-based software

# System Clock

Crystal controlled 6.0 MHz or 3.0 MHz internal or user supplied TTL external

# Physical Characteristics

# **Printed Circuit Boards**

Width: 12.00 in. (30.48 cm) Height: 6.75 in. (17.15 cm) Depth: 0.50 in. (1.27 cm)

Weight: 8.00 lb (3.64 kg)

# Cable Buffer Box

Width: 8.00 in. (20.32 cm)
Height: 4.00 in. (10.16 cm)
Depth: 1.25 in. (3.17 cm)
Flat Cable: 4.00 ft (121.92 cm)
User Cable: 15.00 in. (38.10 cm)

# **Electrical Characteristics**

# DC Power Requirements

 $V_{CC} = +5V, \pm 5\%$  $I_{CC} = 10A \text{ max; 8A typ}$   $V_{DD}$  = + 12V, ±5%  $I_{DD}$  = 100 mA max; 60 mA typ  $V_{BB}$  = - 10V  $I_{BB}$  = 30 mA

# Input Impedance

@ ICE-41A user socket pins:  $V_{IL}=0.8V$  max;  $I_{IL}=1.6$  mA  $V_{IH}=2.0V$  min;  $I_{IH}=40$   $\mu$ A @ Bus:

 $V_{IL} = 0.8V \text{ max}; I_{IL} = 250 \mu A$  $V_{IH} = 2.0V \text{ min}; V_{IH} = 20 \mu A$ 

# **Output Impedance**

@ P1, P2:  $V_{OL} = 0.5V \text{ max}; I_{OL} = 16 \text{ mA}$  $V_{OH} = V_{CC} (10K \text{ pullup})$ 

@ Bus:

 $V_{OL} = 0.5V \text{ max}; I_{OL} = 25 \text{ mA}$  $V_{OH} = 3.65V \text{ min}; I_{OH} = 1 \text{ mA}$ 

### Others

 $V_{OL} = 0.5V \text{ max}; I_{OL} = 16 \text{ mA}$  $V_{OH} = 2.4V \text{ max}; I_{OH} = 400 \mu \text{A}$ 

# **Equipment Supplied**

Controller board Emulator board Interface cables and buffer module Operator's manual ICE-41A diskette based software

# Reference Manuals

9800465 — ICE-41A Operator's Manual (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

# ORDERING INFORMATION

# Part Number

# Description

MDS-41A-ICE

UPI-41A (8741, 8041, 8741A, 8041A)

CPU

In-circuit emulator, cable assembly and interactive diskette software

included



# MULTI-ICE™ SOFTWARE MULTIPLE-IN-CIRCUIT-EMULATOR

Facilitates software and hardware debugging of multi-processor systems.

Allows two In-Circuit Emulators to operate simultaneously in a single Intellec Microcomputer Development System.

Provides enhanced software features: Symbolic Display of Addresses, Macro Commands, Compound Commands, Software Synchronization of Processes, and INCLUDE File Capability. Supports In-Circuit Emulator combinations, 85/85 Emulators, 85/49 Emulators (ICE-49<sup>™</sup> Emulator supports the design using MCS-48<sup>™</sup> chip family), and 85/41A Emulators.

Functions under the supervision of ISIS-II Disk Operating System.

Supports ICE-85<sup>™</sup> Emulator Hold Request/Hold Acknowledgement handshake while in both emulation and interrogation modes. (Can be used for Dynamic RAM refresh.)

Multi-ICE In-Circuit Emulator is a software product which allows two Intel In-Circuit Emulators to run simultaneously in a single Intellec Microcomputer Development System. Multi-ICE software used in lieu of the standard ICE software gives users full control of the Intellec Microcomputer Development System, and the two ICE modules for hardware and software debugging of multi-processor systems.

Enhancement features available with Multi-ICE software include a compound command capability which enables the user to "program" a diagnostic or exercise sequence. Also included are repeat and conditional execution of ICE commands, and the ability to invoke the macro commands by name.

A special EPROM set for the ICE-85 Emulator is included. The new firmware will enable the ICE-85 Emulator to support Hold-Request and Hold-Acknowledgement hand-shake protocol both while in emulation and while in interrogation mode. This allows the ICE-85 Emulator to support typical dynamic RAM and DMA applications.




i. ICE, iCS, insite, Intel, Intellec, iSBC, Library Manager, MCS, Megachassis, Micromap, Multibus, Multimodule, PROMPT, Promware, RMX, UPI, µScope, and the combination of ICE, iCS, iSBC, MCS, or RMX and a numerical suffix are trademarks of Intel Corporation. Intel Corporation 1979.

# MULTI-ICE OPERATION

Multi-ICE software is a debug tool which allows two ICE emulators to begin and stop in sequence. Once started, two ICE emulators emulate simultaneously and independently. Thus, Multi-ICE software permits the debugging of asynchronous or synchronous multi-processor systems.

A conceptual model for the Multi-ICE software can be illustrated with the following block diagram.



Block Diagram of Multi-ICE<sup>TM</sup> Operation

There are three processes in the Multi-ICE environment: the Host process and the two ICE processes to control the two ICE hardware modules. The processor for these three processes is the microcomputer in the Intellec Microcomputer Development System. Only the Host process is active when Multi-ICE software is invoked. The Parser interfaces with the console, receives commands from the console or from a file, translates them into intermediate code, and loads the code into the Host command code buffer or ICE command code buffers.

The Host process executes commands from its command code buffer using the execution software and hardware of the Host's current environment, either environment 1 or environment 2 (EN1 or EN2), as required. EN1 and EN2 are the operating environments of the two In-Circuit Emulators.

The user can change the execution environment (from EN1 to EN2 or vice versa) with the SWITCH command. Once the environment is selected, ICE operation is the same as with standard ICE software. In addition, the enhanced software capabilities are available to the user.

The two ICE processes (PR1 and PR2) execute commands from their command code buffers in their own environments (PR1 in EN1 and PR2 in EN2). The main functions of the two ICE execution processes are to control the operations of the two ICE hardware sets. The ACTIVATE command controls the execution of the ICE processes. Commands are passed on to each ICE unit to initiate the desired ICE functions.

The two ICE hardware units accept commands from the Host process or ICE processes. Once emulations start, the two ICE hardware sets will operate until a break condition is met or processing is interrupted by commands from the ICE execution processes.

# ENHANCED DIAGNOSTIC SOFTWARE FUNCTIONS

# Single ICE™ Module Operation

Multi-ICE software can be used for single ICE operation. The operating procedures will be identical to the Multi-ICE operation. All the enhanced software functions will be available. The performance will be the same as if the standard ICE software is being used.

# Symbolic Display of Addresses

The user has the option of displaying a 16-bit address in the form of a symbol name or line number plus a hex number offset.

# **Macro Command**

A macro is a set of commands which is given a name. Thus, a group of commands which is executed frequently may be defined as a macro. Each time the user wants to execute that group of commands, he may just invoke the macro by typing a colon followed by the macro name. Up to ten parameters may be passed to the macro.

Macro commands may be defined at the beginning of a debug session and then can be used throughout the whole session. If the user wants to save the macros for later use, he may use the PUT command to save the macro on diskette, or the user may edit the macro file off-line using the Intellec text editor. Later, the user may use the INCLUDE command to bring in the macro definition file that he created.

# Example:

*DEFINE MACRO INITMEM	;This macro clears the memory and then loads the programs.
.*SWITCH = EN1	;Select environment 1 (ICE Module 1)
.*BYTE 0 TO 100=0	;Initialize memory to 0.
.*LOAD :F1:DRIVER	;Load user program into memory for ICE Module 1.
.*SWITCH = EN2	;Select environment 2 (ICE Module 2)
*LOAD :F1:DR2	;Load user program into memory for ICE Module 2.
.*EM	;End of Macro
	;To execute this Macro, user types :INITMEM

# Compound Command

Compound commands provide conditional execution of commands (IF Command) and execution of commands repeatedly until certain conditions are met (COUNT, REPEAT Commands).

Compound commands and Macro commands may be nested any number of times.

### Example:

.xampic.	
*DEFINE .I = 0 *COUNT 100H	;Define symbol .I to 0 ;Repeat the following commands 100H times.
.*IF .I AND 1 THEN *BYT .I = .I	;Check if .I is odd ;Fill the memory at location .I to value .I
*END	
.*.1 = .1+1	;Increment .I by 1.
*END	;Command executes upon carriage-return after END

# MULTI-ICE™ SOFTWARE


# **Software Synchronization of Processes**

Up to three processes (Host, PR1 and PR2) can be active simultaneously in the system. An ICE process can be activated (ACTIVATE), suspended (SUSPEND), killed (KILL), or continued (CONTINUE). The Host process can wait for other processes to become dormant before it becomes active again. Through these synchronization commands, the user can create a system

test file off-line yet be able to synchronize the three processes when the actual system test is executed.

# Example:

The capability of the software synchronization commands is demonstrated by the following example. The flowchart shows the synchronization requirements. The program steps show the actual implementation.



Flowchart of the Example for Demonstrating Multi-ICE<sup>TM</sup> Synchronization Capability

- \*ACTIVATE PR1 \*GO FROM 800 \*FND
- PR1 EMULATION BEGUN \*SWI=EN2
- \*REPEAT
- \*WHILE PC < > .LOOP
- .\*ACT PR2
- ..\*GO TILL .LOOP OR .END
- ..\*REGISTER
- .\*END \*WAIT PR2
- \*IF PC=.LOOP THEN
- ..\*SUSPEND PR1
- \*END
- .\*END

- :Activate PR1
- Start ICE Module 1
- ;End of Activate block
- Switch execution Environment to EN2
- Repeat the following block of commands while PC is not equal to .Loop
- ;Activate PR2
- ;Go till instruction at location . Loop or at location . END is executed
- Display the registers
- :End of Activate block
- ;Wait until PR2 is dormant
- ;End of IF block
- End of REPEAT block

MULTI-ICE™ SOFTWARE

the file specified until the end of the file is encountered, at which point, input continues to be taken from the previous source. Nesting of INCLUDES is permitted. Since the command code file can be complex, the ability to edit offline becomes desirable. The INCLUDE command allows the user to pull in command code files and Macro commands created offline which can then be used for the particular debugging session.

WARE VENGTH DAK-USEN

\*MAP IO 0 TO FF = USER \*SWITCH = EN2

\*LOAD :F2:LED.HEX \*SWITCH = EN1

are listed on screen as they are executed.

End of the file PROG1 ;After the end of file is reached, control is returned to console.

# SPECIFICATIONS Equipment Supplied:

- Multi-ICE Flexible diskettes
   (one each in single and double density)

   Contains software that supports 85/85 Emulators, 85/49 Emulators, and 85/41A Emulators
- Special EPROM set for one ICE-85 Emulator
- Operator's Manual

# MULTI-ICE™ OPERATING ENVIRONMENT

Required Hardware:

Intellec Microcomputer Development System

- -Model-800, Model-888
- Series II Model 220, Model 230, and Expansion Chassis

# Required Hardware: (Cont'd.)

64K bytes of RAM memory

Flexible disk drive(s)

-Single or double density

System Console

-CRT or hard copy interactive device

ICE-85 Emulator(s), ICE-49 Emulator or ICE-41A Emulator

# **Optional Hardware:**

Printer

Additional flexible disk drives

# Required Software:

Intel Systems Implementation Supervisor (ISIS-II)

# ORDERING INFORMATION:

Product Code

Description

MDS\*-350 Multi-ICE Software

<sup>\*&</sup>quot;MDS" is used as an ordering code only, and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corp.



# MCS-48<sup>TM</sup> DISKETTE-BASED SOFTWARE SUPPORT PACKAGE

Extends Intellec® Microcomputer Development System to support MCS-48<sup>TM</sup> development MCS-48 Assembler provides conditional assembly and macro capability

Takes advantage of powerful ISIS-II file handling and storage capabilities

The MCS-48<sup>TM</sup> Diskette-based Software Support Package (MDS-D48) comes on an Intel® ISIS-II System Diskette and contains the MCS-48 Assembler (ASM48), and the diskette version of the Universal PROM Mapper.

The MCS-48 Assembler (ASM48) translates symbolic 8048 assembly language instructions into the appropriate machine operation codes. In addition to eliminating the errors of hand translation, the ability to refer to program addresses with symbolic names makes it easier to modify programs when adding or deleting instructions. Conditional assembly permits the programmer to specify portions of the master source document which should be included or deleted in variations on a basic system design, such as the code required to handle optional external devices.

Macro capability allows the programmer to define a routine through the use of a single label. ASM48 will assemble the code required by the reserved routine whenever the Macro label is inserted in the text.

Output from the ASM48 is in standard Intel® Hex format. It may be loaded directly to an ICE-48 module for integrated hardware/software debugging. It may also be loaded into the Intellec Development System for 8748 PROM programming using the Universal PROM Programmer.



# **FUNCTIONAL DESCRIPTION**

The MCS-48 assembler translates symbolic 8048 assembly language instructions into the appropriate machine operation codes. The ability to refer to program addresses with symbolic names eliminates the errors of hand translation and makes it easier to modify programs when adding or deleting instructions. Conditional assembly permits the programmer to specify which portions of the master source document should be included or deleted in variations on a basic system design, such as the code required to handle optional external devices. Macro capability allows the programmer use of a single label to define a routine. The MCS-48 assembler will assemble the code required by the reserved routine whenever the macro label is inserted in the text. Output from the assembler is in standard Intel hex format. It may be either loaded directly to an in-circuit emulator (ICE-49) module for integrated hardware/software debugging, or loaded into a Universal PROM Programmer for 8748 PROM programming. A sample assembly listing is shown in Table 1.



Table 1. Sample MCS-48 Diskette-Based Assembly Listing

# **SPECIFICATIONS**

# **Operating Environment**

# Required Hardware

Intellec Microcomputer Development System 32K RAM (non-macro use) 48K RAM (use of macro facility) One or two Floppy disk drives

— Single or Double density System Console

CRT or interactive hardcopy device

# **Required Software**

ISIS-II Diskette Operating System

# **Optional Hardware**

ICE-49 In-Circuit Emulator Line Printer

Universal PROM Programmer with 8748 personality card

# **Shipping Media**

Diskette

# **Reference Manuals**

9800255 — MCS-48 and UPI-41 Assembly Language Programming Manual (SUPPLIED)

9800236 — Universal PROM Mapper Operator's Manual

9800306 - ISIS-II User's Guide

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

# ORDERING INFORMATION

# **Product Code Description**

MDS-D48 Diskette-based assembler for MCS-48

family of microprocessors.



# MODEL 230 INTELLEC® SERIES II MICROCOMPUTER DEVELOPMENT SYSTEM

Complete microcomputer development center for Intel 80/85, 8086, and 8048 microprocessor families

LSI electronics board with CPU, RAM, ROM, I/O, and interrupt circuitry

64K bytes RAM memory

Self-test diagnostic capability

Eight-level nested, maskable priority interrupt system

Built-in interfaces for high speed paper tape reader/punch, printer, and universal PROM programmer

Integral CRT with detachable upper/ lower case typewriter-style full ASCII keyboard Powerful ISIS-II Diskette Operating System software with relocating macroassembler, linker, and locater

1 million bytes (expandable to 2.5M bytes) of diskette storage

Supports PL/M and FORTRAN high level languages

Standard MULTIBUS™ with multiprocessor and DMA capability

Compatible with standard Intellec/iSBC™ expansion modules

Software compatible with previous Intellec® systems

The Model 230 Intellec Series II Microcomputer Development System is a complete center for the development of microcomputer-based products. It includes a CPU, 64K bytes of RAM, 4K bytes of ROM memory, a 2000-character CRT, a detachable full ASCII keyboard, and dual double density diskette drives providing over 1 million bytes of on-line data storage. Powerful ISIS-II Diskette Operating System software allows the Model 230 to be used quickly and efficiently for assembling and/or compiling and debugging programs for Intel's 80/85, 8086, or 8048 microprocessor families without the need for handling paper tape. ISIS-II performs all file handling operations, leaving the user free to concentrate on the details of his own application. When used in conjunction with an optional in-circuit emulator (ICE) module, the Model 230 provides all the hardware and software development tools necessary for the rapid development of a microcomputer-based product.



# **Hardware Components**

The Intellec Series II Model 230 is a packaged, highly integrated microcomputer development system consisting of a CRT chassis with a 6-slot cardcage, power supply, fans, cables, and five printed circuit cards. A separate, full ASCII keyboard is connected with a cable. A second chassis contains two floppy disk drives capable of double-density operation along with a separate power supply, fans, and cables for connection to the main chassis. A block diagram of the Model 230 is shown in Figure 1.

CPU Cards — The master CPU card contains its own microprocessor, memory, I/O, interrupt and bus interface circuitry fashioned from Intel's high technology LSI components. Known as the integrated processor board (IPB), it occupies the first slot in the cardcage. A second slave CPU card is responsible for all remaining I/O control including the CRT and keyboard interface. This card, mounted on the rear panel, also contains its own microprocessor, RAM and ROM memory, and I/O interface logic, thus, in effect, creating a dual processor environment. Known as the I/O controller (IOC), the slave CPU

Memory and Control Cards — In addition, 32K bytes of RAM (bringing the total to 64K bytes) is located on a separate card in the main cardcage. Fabricated from Intel's 16K RAMs, the board also contains all necessary address decoding and refresh logic. Two additional boards in the cardcage are used to control the two double-density floopy disk drives.

**Expansion** — Two remaining slots in the cardcage are available for system expansion. Additional expansion of 4 slots can be achieved through the addition of an Intellec Series II expansion chassis.

# **System Components**

The heart of the IPB is an Intel NMOS 8-bit microprocessor, the 8080A-2, running at 2.6 MHz. 32K bytes of RAM memory are provided on the board using Intel 16K RAMs. 4K of ROM is provided, preprogrammed with system bootstrap "self-test" diagnostics and the Intellec Series II System Monitor. The eight-level vectored priority interrupt system allows interrupts to be individually masked. Using Intel's versatile 8259 interrupt controller, the interrupt system may be user programmed to respond to individual needs.




Figure 1. Intellec Series II Model 230 Microcomputer Development System Block Diagram

channels on the IPB itself. Each serial channel is RS232 compatible and is capable of running asynchronously from 110 to 9600 baud or synchronously from 150 to 56K baud. Both may be connected to a user defined data set or terminal. One channel contains current loop adapters. Both channels are implemented using Intel's 8251 USART. They can be programmatically selected to perform a variety of I/O functions. Baud rate selection is accomplished programmatically through an Intel 8253 interval timer. The 8253 also serves as a real-time clock for the entire system. I/O activity through both serial channels is signaled to the system through a second

8259 interrupt controller, operating in a polled mode

IOC Interface — The remainder of system I/O activity takes place in the IOC. The IOC provides interface for the CRT, keyboard, and standard Intellec peripherals including printer, high speed paper tape reader/punch, and universal PROM programmer. The IOC contains its own independent microprocessor, also an 8080A-2. The CPU controls all I/O operations as well as supervising communications with the IPB. 8K bytes of ROM contain all I/O control firmware. 8K bytes of RAM are used for CRT screen refresh storage. These do not occupy space in Intellec Series II main memory since the IOC is a totally independent microcomputer subsystem.

# Integral CRT

nested to the primary 8259.

Display — The CRT is a 12-inch raster scan type monitor with a 50/60 Hz vertical scan rate and 15.5 kHz horizontal scan rate. Controls are provided for brightness and contrast adjustments. The interface to the CRT is provided through an Intel 8275 single chip programmable CRT controller. The master processor on the IPB transfers a character for display to the IOC, where it is stored in RAM. The CRT controller reads a line at a time into its line buffer through an Intel 8257 DMA controller and then feeds one character at a time to the character generator to produce the video signal. Timing for the CRT control is provided by an Intel 8253 interval timer. The screen display is formatted as 25 rows of 80 characters. The full set of ASCII characters are displayed, including lower case alphas.

Keyboard — The keyboard interfaces directly to the IOC processor via an 8-bit data bus. The keyboard contains an Intel UPI-41 Universal Peripheral Interface, which scans the keyboard, encodes the characters, and buffers the characters to provide N-key rollover. The keyboard itself is a high quality typewriter style keyboard containing the full ASCII character set. An upper/lower case switch allows the system to be used for document preparation. Cursor control keys are also provided.

# **Peripheral Interface**

A UPI-41 Universal Peripheral Interface on the IOC board performs similar functions to the UPI-41 on the PIO board in the Model 210. It provides interface for other standard Intellec peripherals including a printer, high speed paper tape reader, high speed paper tape punch,

ce? Ces manned above, as wen as the two senai channels, are mounted directly on the IOC itself.

# Control

User control is maintained through a front panel, consisting of a power switch and indicator, reset/boot switch, run/halt light, and eight interrupt switches and indicators. The front panel circuit board is attached directly to the IPB, allowing the eight interrupt switches to connect to the primary 8259, as well as to the Intellec Series II bus.

# **Diskette System**

The Intellec Series II double density diskette system provides direct access bulk storage, intelligent controller, and two diskette drives. Each drive provides ½ million bytes of storage with a data transfer rate of 500,000 bits/second. The controller is implemented with Intel's powerful Series 3000 Bipolar Microcomputer Set. The controller provides an interface to the Intellec Series II system bus, as well as supporting up to four diskette drives. The diskette system records all data in soft sector format. The diskette system is capable of performing seven different operations: recalibrate, seek, format track, write data, write deleted data, read data, and verify CRC.

Diskette Controller Boards - The diskette controller consists of two boards, the channel board and the interface board. These two PC boards reside in the Intellec Series II system chassis and constitute the diskette controller. The channel board receives, decodes and responds to channel commands from the 8080A-2 CPU in the Model 230. The interface board provides the diskette controller with a means of communication with the diskette drives and with the Intellec system bus. The interface board validates data during reads using a cyclic redundancy check (CRC) polynomial and generates CRC data during write operations. When the diskette controller requires access to Intellec system memory, the interface board requests and maintains DMA master control of the system bus, and generates the appropriate memory command. The interface board also acknowledges I/O commands as required by the Intellec bus. In addition to supporting a second set of double density drives, the diskette controller may co-reside with the Intel single density controller to allow up to 2.5 million bytes of on-line storage.

# **MULTIBUS** Capability

All Intellec Series II models implement the industry standard MULTIBUS. MULTIBUS enables several bus masters, such as CPU and DMA devices, to share the bus and memory by operating at different priority levels. Resolution of bus exchanges is synchronized by a bus clock signal derived independently from processor clocks. Read/write transfers may take place at rates up to 5 MHz. The bus structure is suitable for use with any Intel microcomputer family.

# **SPECIFICATIONS**

# Host Processor (IPB)

RAM — 64K (system monitor occupies 62K through 64K)
ROM — 4K (2K in monitor, 2K in boot/diagnostic)

# Diskette System Capacity (Basic Two Drives)

# Unformatted

Per Disk: 6.2 megabits Per Track: 82.0 kilobits

# Formatted

Per Disk: 4.1 megabits Per Track: 53.2 kilobits

# **Diskette Performance**

Diskette System Transfer Rate — 500 kilobits/sec

# Diskette System Access Time

Track-to-Track: 10 ms

Average Random Positioning Time — 260 ms

Rotational Speed — 360 rpm Average Rotational Latency — 83 ms Recording Mode — M<sup>2</sup>FM

# Physical Characteristics

Width — 17.37 in. (44.12 cm)

Height — 15.81 in. (40.16 cm)

Depth — 19.13 in. (48.59 cm)

Weight — 73 lb (33 kg)

# Keyboard

Width - 17.37 in. (44.12 cm)

Height — 3.0 in. (7.62 cm)

Depth - 9.0 in. (22.86 cm)

Weight - 6 lb (3 kg)

# Dual Drive Chassis

Width — 16.88 in. (42.88 cm)

Height - 12.08 in. (30.68 cm)

Depth — 19.0 in. (48.26 cm)

Weight - 64 lb (29 kg)

# **Electrical Characteristics**

# DC Power Supply

	Volts Supplied	Amps Supplied	Typical System Requirements
Sink.	+ 5±5%	30	14.25
	$+12 \pm 5\%$	2.5	0.2
	$-12 \pm 5\%$	0.3	0.05
	$-10 \pm 5\%$	1.5	15
*	$+15 \pm 5\%$	1.5	1.3 ATT
	$+24 \pm 5\%$	1.7	

<sup>\*</sup>Not available on bus.

# AC Requirements - 50/60 Hz, 115/230V AC

# **Environmental Characteristics**

Operating Temperature — 0° to 35°C (95°F)

# **Equipment Supplied**

Model 230 chassis

Integrated processor board (IPB)

I/O controller board (IOC)

32K RAM board

CRT and keyboard

Double density floppy disk controller (2 boards)

Dual drive floppy disk chassis and cables

2 floppy disk drives (512K byte capacity each)

ROM-resident system monitor

ISIS-II system diskette with MCS-80/MCS-85 macroassembler

# Reference Manuals

9800558 — A Guide to Microcomputer Development

Systems (SUPPLIED)

9800550 — Intellec Series II Installation and Service Guide (SUPPLIED)

9800306 - ISIS-II System User's Guide (SUPPLIED)

9800556 — Intellec Series II Hardware Reference Manual (SUPPLIED)

9800555 — Intellec Series II Hardware Reference Manual (SUPPLIED)

9800301 — 8080/8085 Assembly Language Programming Manual (SUPPLIED)

9800292 — ISIS-II 8080/8085 Assembler Operator's Manual (SUPPLIED)

9800605 — Intellec Series II Systems Monitor Source Listing (SUPPLIED)

9800554 — Intellec Series II Schematic Drawings (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

# ORDERING INFORMATION Part Number Description

MDS-230 Intellec Series II Model 230

microcomputer development system

(110V/60 Hz)

MDS-231 Intellec Series II Model 230

microcomputer development system

(220V/50 Hz)



# UPP-103\* UNIVERSAL PROM PROGRAMMER

\*Replaces UPP-101, UPP-102 Universal PROM Programmers

Intellec® development system peripheral for PROM programming and verification

Universal PROM mapper software provides powerful data manipulation and programming commands

Provides personality cards for programming all Intel PROM families

Provides flexible power source for system logic and programming pulse generation

Provides zero insertion force sockets for both 16-pin and 24-pin PROMs

Holds two personality cards to facilitate programming operations using several PROM types

The UPP-103 Universal PROM Programmer is an Intellec system peripheral capable of programming and verifying all of the Intel programmable ROMs (PROMs). In addition, the UPP-103 programs the PROM memory portions of the 8748 microcomputer, 8741 UPI, the 8755 PROM and I/O chip and the 2920 signal processor. Programming and verification operations are initiated from the Intellec development system console and are controlled by the universal PROM mapper (UPM) program.



# **FUNCTIONAL DESCRIPTION**

# **Universal PROM Programmer**

The basic Universal PROM Programmer (UPP) consists of a controller module, two personality card sockets, a front panel, power supplies, a chassis, and an Intellec development system interconnection cable. An Intel 4040-based intelligent controller monitors the commands from the Intellec System and controls the data transfer interface between the selected PROM personality card and the Intellec memory. A unique personality card contains the appropriate pulse generation functions for each Intel PROM family. Programming and verifying any Intel PROM may be accomplished by selecting and plugging in the appropriate personality card. The front panel contains a power-on switch and indicator, a reset switch, and two zero-force insertion sockets (one 16-pin and one 24-pin or two 24-pin). A central power supply provides power for system logic and for PROM programming pulse generation. The Universal PROM Programmer may be used as a table top unit or mounted in a standard 19-inch RETMA cabinet.

# Universal PROM Mapper

The Universal PROM Mapper (UPM) is the software program used to control data transfer between paper tape or diskette files and a PROM plugged into the Universal PROM Programmer. It uses Intellec system memory for intermediate storage. The UPM transfers data in 8-bit HEX, BNPF, or binary object format between paper tape or diskette files and the Intellec system memory. While the data is in Intellec system memory, it can be displayed and changed. In addition, word length, bit position, and data sense can be adjusted as required for the PROM to be programmed. PROMs may also be duplicated or altered by copying the PROM contents into the Intellec system memory. Easy to use program and compare commands give the user complete control over programming and verification operations. The UPM eliminates the need for a variety of personalized PROM programming routines because it contains the programming algorithms for all Intel PROM families. The UPM (diskette based version) is included with the Universal PROM Programmer.

# **SPECIFICATIONS**

# Hardware Interface

Data - Two 8-bit unidirectional buses

Commands — 3 write commands, 2 read commands, one initiate command

# **Physical Characteristics**

Width - 6 in. (14.7 cm)

Height - 7 in. (17.2 cm)

Depth - 17 in. (41.7 cm)

Weight - 18 lb (8.2 kg)

# **Electrical Characteristics**

AC Power Requirements - 50-60 Hz; 115/230V AC: 80W

# **Environmental Characteristics**

Operating Temperature - 0°C to 55°C

# **Optional Equipment**

**Personality Cards** 

UPP-816: 2716 personality card

UPP-833: 2732, 2732A personality card

UPP-848: 8748, 8741 personality card with 40-pin adaptor

socket

UPP-865: 3602, 3622, 3602A, 3622A, 3621, 3604, 3624, 3604A, 3624A, 3604AL, 3604A-6, 3605, 3605A, 3625,

3625A, 3608, 3628, 3636

UPP-872: 8702A/1702A personality card

UPP-878: 8708/8704/2708/2704 personality card

UPP-955: 8755A personality card with 40-pin adaptor socket

# **PROM Programming Sockets**

UPP-501: 16-pin/24-pin socket pair

UPP-502: 24-pin/24-pin socket pair

UPP-562: Socket adaptor for 3621, 3602, 3622, 3602A,

3622A

UPP-555: Socket adaptor for 3604AL, 3604A-6, 3608,

3628, 3636

UPP-566: Socket adaptor for 3605, 3605A, 3625, 3625A

# **Equipment Supplied**

Cabinet

Power supplies

4040 intelligent controller module

Specified zero insertion force socket pair

Intellec development system interface cable

Universal PROM Mapper program (diskette-based ver-

sion)

# **Reference Manuals**

9800819 — Universal PROM Programmer User's Manual (SUPPLIED)

# ORDERING INFORMATION

# Part Number Description

UPP-103

Universal PROM programmer with 16-pin/24-pin socket pair and

24-pin/24-pin socket pair a